2012-07-25 17:56:48 +02:00
/* The pxa3xx skeleton simply augments the 2xx version */
2015-02-07 13:13:24 +01:00
#include "pxa2xx.dtsi"
2012-07-25 17:56:48 +02:00
/ {
model = "Marvell PXA3xx familiy SoC";
compatible = "marvell,pxa3xx";
pxabus {
2015-06-20 10:17:26 +02:00
pdma: dma-controller@40000000 {
compatible = "marvell,pdma-1.0";
reg = <0x40000000 0x10000>;
interrupts = <25>;
#dma-channels = <32>;
#dma-cells = <2>;
status = "okay";
};
2012-07-25 17:56:48 +02:00
pwri2c: i2c@40f500c0 {
compatible = "mrvl,pwri2c";
reg = <0x40f500c0 0x30>;
interrupts = <6>;
2015-02-07 13:13:24 +01:00
clocks = <&clks CLK_PWRI2C>;
2012-07-25 17:56:48 +02:00
#address-cells = <0x1>;
#size-cells = <0>;
status = "disabled";
};
nand0: nand@43100000 {
compatible = "marvell,pxa3xx-nand";
reg = <0x43100000 90>;
interrupts = <45>;
2015-02-07 13:13:24 +01:00
clocks = <&clks CLK_NAND>;
2012-07-25 17:56:48 +02:00
#address-cells = <1>;
#size-cells = <1>;
status = "disabled";
};
pxairq: interrupt-controller@40d00000 {
marvell,intc-priority;
marvell,intc-nr-irqs = <56>;
};
2013-07-11 17:17:57 +02:00
gpio: gpio@40e00000 {
compatible = "intel,pxa3xx-gpio";
reg = <0x40e00000 0x10000>;
2015-02-07 13:13:24 +01:00
clocks = <&clks CLK_GPIO>;
2013-07-11 17:17:57 +02:00
interrupt-names = "gpio0", "gpio1", "gpio_mux";
interrupts = <8 9 10>;
gpio-controller;
#gpio-cells = <0x2>;
interrupt-controller;
#interrupt-cells = <0x2>;
};
2012-07-25 17:56:48 +02:00
};
2015-02-07 13:13:24 +01:00
clocks {
/*
* The muxing of external clocks/internal dividers for osc* clock
* sources has been hidden under the carpet by now.
*/
#address-cells = <1>;
#size-cells = <1>;
ranges;
clks: pxa3xx_clks@41300004 {
compatible = "marvell,pxa300-clocks";
#clock-cells = <1>;
status = "okay";
};
};
2014-10-12 22:11:08 +02:00
timer@40a00000 {
compatible = "marvell,pxa-timer";
reg = <0x40a00000 0x20>;
interrupts = <26>;
clocks = <&clks CLK_OSTIMER>;
status = "okay";
};
2012-07-25 17:56:48 +02:00
};