2007-09-15 14:07:45 -07:00
/*******************************************************************************
Intel 10 Gigabit PCI Express Linux driver
2011-02-23 09:58:39 +00:00
Copyright ( c ) 1999 - 2011 Intel Corporation .
2007-09-15 14:07:45 -07:00
This program is free software ; you can redistribute it and / or modify it
under the terms and conditions of the GNU General Public License ,
version 2 , as published by the Free Software Foundation .
This program is distributed in the hope it will be useful , but WITHOUT
ANY WARRANTY ; without even the implied warranty of MERCHANTABILITY or
FITNESS FOR A PARTICULAR PURPOSE . See the GNU General Public License for
more details .
You should have received a copy of the GNU General Public License along with
this program ; if not , write to the Free Software Foundation , Inc . ,
51 Franklin St - Fifth Floor , Boston , MA 02110 - 1301 USA .
The full GNU General Public License is included in this distribution in
the file called " COPYING " .
Contact Information :
e1000 - devel Mailing List < e1000 - devel @ lists . sourceforge . net >
Intel Corporation , 5200 N . E . Elam Young Parkway , Hillsboro , OR 97124 - 6497
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
# ifndef _IXGBE_COMMON_H_
# define _IXGBE_COMMON_H_
# include "ixgbe_type.h"
2011-01-28 02:28:31 +00:00
# include "ixgbe.h"
2007-09-15 14:07:45 -07:00
2010-05-13 17:33:41 +00:00
u32 ixgbe_get_pcie_msix_count_generic ( struct ixgbe_hw * hw ) ;
2008-09-11 19:59:59 -07:00
s32 ixgbe_init_ops_generic ( struct ixgbe_hw * hw ) ;
s32 ixgbe_init_hw_generic ( struct ixgbe_hw * hw ) ;
s32 ixgbe_start_hw_generic ( struct ixgbe_hw * hw ) ;
2011-03-18 08:18:22 +00:00
s32 ixgbe_start_hw_gen2 ( struct ixgbe_hw * hw ) ;
2008-09-11 19:59:59 -07:00
s32 ixgbe_clear_hw_cntrs_generic ( struct ixgbe_hw * hw ) ;
2010-12-03 03:32:58 +00:00
s32 ixgbe_read_pba_string_generic ( struct ixgbe_hw * hw , u8 * pba_num ,
u32 pba_num_size ) ;
2008-09-11 19:59:59 -07:00
s32 ixgbe_get_mac_addr_generic ( struct ixgbe_hw * hw , u8 * mac_addr ) ;
s32 ixgbe_get_bus_info_generic ( struct ixgbe_hw * hw ) ;
2009-02-27 15:44:30 +00:00
void ixgbe_set_lan_id_multi_port_pcie ( struct ixgbe_hw * hw ) ;
2008-09-11 19:59:59 -07:00
s32 ixgbe_stop_adapter_generic ( struct ixgbe_hw * hw ) ;
s32 ixgbe_led_on_generic ( struct ixgbe_hw * hw , u32 index ) ;
s32 ixgbe_led_off_generic ( struct ixgbe_hw * hw , u32 index ) ;
s32 ixgbe_init_eeprom_params_generic ( struct ixgbe_hw * hw ) ;
2009-02-27 15:44:30 +00:00
s32 ixgbe_write_eeprom_generic ( struct ixgbe_hw * hw , u16 offset , u16 data ) ;
2011-04-20 08:49:06 +00:00
s32 ixgbe_write_eeprom_buffer_bit_bang_generic ( struct ixgbe_hw * hw , u16 offset ,
u16 words , u16 * data ) ;
2010-05-13 17:33:41 +00:00
s32 ixgbe_read_eerd_generic ( struct ixgbe_hw * hw , u16 offset , u16 * data ) ;
2011-04-20 08:49:06 +00:00
s32 ixgbe_read_eerd_buffer_generic ( struct ixgbe_hw * hw , u16 offset ,
u16 words , u16 * data ) ;
2011-03-24 00:57:50 +00:00
s32 ixgbe_write_eewr_generic ( struct ixgbe_hw * hw , u16 offset , u16 data ) ;
2011-04-20 08:49:06 +00:00
s32 ixgbe_write_eewr_buffer_generic ( struct ixgbe_hw * hw , u16 offset ,
u16 words , u16 * data ) ;
2008-09-11 19:59:59 -07:00
s32 ixgbe_read_eeprom_bit_bang_generic ( struct ixgbe_hw * hw , u16 offset ,
u16 * data ) ;
2011-04-20 08:49:06 +00:00
s32 ixgbe_read_eeprom_buffer_bit_bang_generic ( struct ixgbe_hw * hw , u16 offset ,
u16 words , u16 * data ) ;
2010-11-16 19:27:15 -08:00
u16 ixgbe_calc_eeprom_checksum_generic ( struct ixgbe_hw * hw ) ;
2008-09-11 19:59:59 -07:00
s32 ixgbe_validate_eeprom_checksum_generic ( struct ixgbe_hw * hw ,
u16 * checksum_val ) ;
s32 ixgbe_update_eeprom_checksum_generic ( struct ixgbe_hw * hw ) ;
s32 ixgbe_set_rar_generic ( struct ixgbe_hw * hw , u32 index , u8 * addr , u32 vmdq ,
u32 enable_addr ) ;
s32 ixgbe_clear_rar_generic ( struct ixgbe_hw * hw , u32 index ) ;
s32 ixgbe_init_rx_addrs_generic ( struct ixgbe_hw * hw ) ;
2010-03-23 22:58:01 +00:00
s32 ixgbe_update_mc_addr_list_generic ( struct ixgbe_hw * hw ,
struct net_device * netdev ) ;
2008-09-11 19:59:59 -07:00
s32 ixgbe_enable_mc_generic ( struct ixgbe_hw * hw ) ;
s32 ixgbe_disable_mc_generic ( struct ixgbe_hw * hw ) ;
2009-02-27 15:44:30 +00:00
s32 ixgbe_enable_rx_dma_generic ( struct ixgbe_hw * hw , u32 regval ) ;
2009-06-04 11:11:13 +00:00
s32 ixgbe_fc_enable_generic ( struct ixgbe_hw * hw , s32 packtetbuf_num ) ;
2009-02-06 21:46:54 -08:00
s32 ixgbe_fc_autoneg ( struct ixgbe_hw * hw ) ;
2007-09-15 14:07:45 -07:00
2008-09-11 19:59:59 -07:00
s32 ixgbe_validate_mac_addr ( u8 * mac_addr ) ;
2007-09-15 14:07:45 -07:00
s32 ixgbe_acquire_swfw_sync ( struct ixgbe_hw * hw , u16 mask ) ;
void ixgbe_release_swfw_sync ( struct ixgbe_hw * hw , u16 mask ) ;
s32 ixgbe_disable_pcie_master ( struct ixgbe_hw * hw ) ;
2010-05-13 17:33:41 +00:00
s32 ixgbe_get_san_mac_addr_generic ( struct ixgbe_hw * hw , u8 * san_mac_addr ) ;
s32 ixgbe_set_vmdq_generic ( struct ixgbe_hw * hw , u32 rar , u32 vmdq ) ;
s32 ixgbe_clear_vmdq_generic ( struct ixgbe_hw * hw , u32 rar , u32 vmdq ) ;
s32 ixgbe_init_uta_tables_generic ( struct ixgbe_hw * hw ) ;
s32 ixgbe_set_vfta_generic ( struct ixgbe_hw * hw , u32 vlan ,
u32 vind , bool vlan_on ) ;
s32 ixgbe_clear_vfta_generic ( struct ixgbe_hw * hw ) ;
s32 ixgbe_check_mac_link_generic ( struct ixgbe_hw * hw ,
ixgbe_link_speed * speed ,
bool * link_up , bool link_up_wait_to_complete ) ;
2010-11-16 19:27:15 -08:00
s32 ixgbe_get_wwn_prefix_generic ( struct ixgbe_hw * hw , u16 * wwnn_prefix ,
u16 * wwpn_prefix ) ;
2009-04-08 13:20:31 +00:00
s32 ixgbe_blink_led_start_generic ( struct ixgbe_hw * hw , u32 index ) ;
s32 ixgbe_blink_led_stop_generic ( struct ixgbe_hw * hw , u32 index ) ;
2010-11-18 03:02:52 +00:00
void ixgbe_set_mac_anti_spoofing ( struct ixgbe_hw * hw , bool enable , int pf ) ;
void ixgbe_set_vlan_anti_spoofing ( struct ixgbe_hw * hw , bool enable , int vf ) ;
2011-03-31 09:36:18 +00:00
s32 ixgbe_get_device_caps_generic ( struct ixgbe_hw * hw , u16 * device_caps ) ;
2009-04-08 13:20:31 +00:00
2007-09-15 14:07:45 -07:00
# define IXGBE_WRITE_REG(a, reg, value) writel((value), ((a)->hw_addr + (reg)))
2009-02-27 15:44:30 +00:00
# ifndef writeq
# define writeq(val, addr) writel((u32) (val), addr); \
writel ( ( u32 ) ( val > > 32 ) , ( addr + 4 ) ) ;
# endif
# define IXGBE_WRITE_REG64(a, reg, value) writeq((value), ((a)->hw_addr + (reg)))
2007-09-15 14:07:45 -07:00
# define IXGBE_READ_REG(a, reg) readl((a)->hw_addr + (reg))
# define IXGBE_WRITE_REG_ARRAY(a, reg, offset, value) (\
writel ( ( value ) , ( ( a ) - > hw_addr + ( reg ) + ( ( offset ) < < 2 ) ) ) )
# define IXGBE_READ_REG_ARRAY(a, reg, offset) (\
readl ( ( a ) - > hw_addr + ( reg ) + ( ( offset ) < < 2 ) ) )
# define IXGBE_WRITE_FLUSH(a) IXGBE_READ_REG(a, IXGBE_STATUS)
# define hw_dbg(hw, format, arg...) \
2011-01-28 02:28:31 +00:00
netdev_dbg ( ( ( struct ixgbe_adapter * ) ( hw - > back ) ) - > netdev , format , # # arg )
2010-06-03 16:53:41 +00:00
# define e_dev_info(format, arg...) \
dev_info ( & adapter - > pdev - > dev , format , # # arg )
# define e_dev_warn(format, arg...) \
dev_warn ( & adapter - > pdev - > dev , format , # # arg )
# define e_dev_err(format, arg...) \
dev_err ( & adapter - > pdev - > dev , format , # # arg )
# define e_dev_notice(format, arg...) \
dev_notice ( & adapter - > pdev - > dev , format , # # arg )
2010-07-01 20:05:12 +00:00
# define e_info(msglvl, format, arg...) \
netif_info ( adapter , msglvl , adapter - > netdev , format , # # arg )
# define e_err(msglvl, format, arg...) \
netif_err ( adapter , msglvl , adapter - > netdev , format , # # arg )
# define e_warn(msglvl, format, arg...) \
netif_warn ( adapter , msglvl , adapter - > netdev , format , # # arg )
# define e_crit(msglvl, format, arg...) \
netif_crit ( adapter , msglvl , adapter - > netdev , format , # # arg )
2007-09-15 14:07:45 -07:00
# endif /* IXGBE_COMMON */
