2012-07-22 19:51:02 +02:00
PXA3xx NAND DT bindings
Required properties:
2013-11-07 12:17:09 -03:00
- compatible: Should be set to one of the following:
marvell,pxa3xx-nand
marvell,armada370-nand
2012-07-22 19:51:02 +02:00
- reg: The register base for the controller
- interrupts: The interrupt to map
- #address-cells: Set to <1> if the node includes partitions
Optional properties:
2015-08-30 21:44:12 +02:00
- dmas: dma data channel, see dma.txt binding doc
2012-07-22 19:51:02 +02:00
- marvell,nand-enable-arbiter: Set to enable the bus arbiter
- marvell,nand-keep-config: Set to keep the NAND controller config as set
by the bootloader
2015-02-28 01:25:17 -08:00
- num-cs: Number of chipselect lines to use
2013-11-14 18:25:28 -03:00
- nand-on-flash-bbt: boolean to enable on flash bbt option if
not present false
2014-05-14 14:58:09 -03:00
- nand-ecc-strength: number of bits to correct per ECC step
- nand-ecc-step-size: number of data bytes covered by a single ECC step
The following ECC strength and step size are currently supported:
- nand-ecc-strength = <1>, nand-ecc-step-size = <512>
- nand-ecc-strength = <4>, nand-ecc-step-size = <512>
- nand-ecc-strength = <8>, nand-ecc-step-size = <512>
2012-07-22 19:51:02 +02:00
Example:
nand0: nand@43100000 {
compatible = "marvell,pxa3xx-nand";
reg = <0x43100000 90>;
interrupts = <45>;
2015-08-30 21:44:12 +02:00
dmas = <&pdma 97 0>;
dma-names = "data";
2012-07-22 19:51:02 +02:00
#address-cells = <1>;
marvell,nand-enable-arbiter;
marvell,nand-keep-config;
num-cs = <1>;
/* partitions (optional) */
};