2015-10-07 18:36:28 +03:00
#
# FPGA framework configuration
#
menu "FPGA Configuration Support"
config FPGA
tristate "FPGA Configuration Framework"
help
Say Y here if you want support for configuring FPGAs from the
kernel. The FPGA framework adds a FPGA manager class and FPGA
manager drivers.
2015-10-07 18:36:29 +03:00
if FPGA
2016-11-01 22:14:29 +03:00
config FPGA_REGION
tristate "FPGA Region"
depends on OF && FPGA_BRIDGE
help
FPGA Regions allow loading FPGA images under control of
the Device Tree.
2015-10-07 18:36:29 +03:00
config FPGA_MGR_SOCFPGA
tristate "Altera SOCFPGA FPGA Manager"
2016-11-22 01:26:42 +03:00
depends on ARCH_SOCFPGA || COMPILE_TEST
2015-10-07 18:36:29 +03:00
help
FPGA manager driver support for Altera SOCFPGA.
2016-11-01 22:14:32 +03:00
config FPGA_MGR_SOCFPGA_A10
tristate "Altera SoCFPGA Arria10"
2016-11-22 01:26:42 +03:00
depends on ARCH_SOCFPGA || COMPILE_TEST
select REGMAP_MMIO
2016-11-01 22:14:32 +03:00
help
FPGA manager driver support for Altera Arria10 SoCFPGA.
2015-10-17 01:42:30 +03:00
config FPGA_MGR_ZYNQ_FPGA
tristate "Xilinx Zynq FPGA"
2016-09-08 17:38:05 +03:00
depends on ARCH_ZYNQ || COMPILE_TEST
2016-08-03 23:45:46 +03:00
depends on HAS_DMA
2015-10-17 01:42:30 +03:00
help
FPGA manager driver support for Xilinx Zynq FPGAs.
2016-11-01 22:14:28 +03:00
config FPGA_BRIDGE
tristate "FPGA Bridge Framework"
depends on OF
help
Say Y here if you want to support bridges connected between host
processors and FPGAs or between FPGAs.
2016-11-01 22:14:30 +03:00
config SOCFPGA_FPGA_BRIDGE
tristate "Altera SoCFPGA FPGA Bridges"
depends on ARCH_SOCFPGA && FPGA_BRIDGE
help
Say Y to enable drivers for FPGA bridges for Altera SOCFPGA
devices.
2016-11-01 22:14:31 +03:00
config ALTERA_FREEZE_BRIDGE
tristate "Altera FPGA Freeze Bridge"
depends on ARCH_SOCFPGA && FPGA_BRIDGE
help
Say Y to enable drivers for Altera FPGA Freeze bridges. A
freeze bridge is a bridge that exists in the FPGA fabric to
isolate one region of the FPGA from the busses while that
region is being reprogrammed.
2015-10-07 18:36:29 +03:00
endif # FPGA
2015-10-07 18:36:28 +03:00
endmenu