2007-06-21 11:34:16 +08:00
/*
2009-06-17 11:25:06 -04:00
* BF548 memory map
2007-06-21 11:34:16 +08:00
*
2009-06-17 11:25:06 -04:00
* Copyright 2004 - 2009 Analog Devices Inc .
* Licensed under the GPL - 2 or later .
2007-06-21 11:34:16 +08:00
*/
2009-06-17 11:25:06 -04:00
# ifndef __BFIN_MACH_MEM_MAP_H__
# define __BFIN_MACH_MEM_MAP_H__
2007-06-21 11:34:16 +08:00
2009-06-17 11:25:06 -04:00
# ifndef __BFIN_MEM_MAP_H__
# error "do not include mach / mem_map.h directly -- use asm / mem_map.h"
# endif
2007-06-21 11:34:16 +08:00
/* Async Memory Banks */
# define ASYNC_BANK3_BASE 0x2C000000 /* Async Bank 3 */
# define ASYNC_BANK3_SIZE 0x04000000 /* 64M */
# define ASYNC_BANK2_BASE 0x28000000 /* Async Bank 2 */
# define ASYNC_BANK2_SIZE 0x04000000 /* 64M */
# define ASYNC_BANK1_BASE 0x24000000 /* Async Bank 1 */
# define ASYNC_BANK1_SIZE 0x04000000 /* 64M */
# define ASYNC_BANK0_BASE 0x20000000 /* Async Bank 0 */
# define ASYNC_BANK0_SIZE 0x04000000 /* 64M */
/* Boot ROM Memory */
# define BOOT_ROM_START 0xEF000000
2007-11-21 16:12:12 +08:00
# define BOOT_ROM_LENGTH 0x1000
2007-06-21 11:34:16 +08:00
2007-11-21 16:14:03 +08:00
/* L1 Instruction ROM */
# define L1_ROM_START 0xFFA14000
# define L1_ROM_LENGTH 0x10000
2007-06-21 11:34:16 +08:00
/* Level 1 Memory */
/* Memory Map for ADSP-BF548 processors */
2007-10-10 23:55:26 +08:00
# ifdef CONFIG_BFIN_ICACHE
# define BFIN_ICACHESIZE (16*1024)
2007-06-21 11:34:16 +08:00
# else
2007-10-10 23:55:26 +08:00
# define BFIN_ICACHESIZE (0*1024)
2007-06-21 11:34:16 +08:00
# endif
# define L1_CODE_START 0xFFA00000
# define L1_DATA_A_START 0xFF800000
# define L1_DATA_B_START 0xFF900000
# define L1_CODE_LENGTH 0xC000
2007-10-10 23:55:26 +08:00
# ifdef CONFIG_BFIN_DCACHE
2007-06-21 11:34:16 +08:00
2007-10-10 23:55:26 +08:00
# ifdef CONFIG_BFIN_DCACHE_BANKA
2007-06-21 11:34:16 +08:00
# define DMEM_CNTR (ACACHE_BSRAM | ENDCPLB | PORT_PREF0)
# define L1_DATA_A_LENGTH (0x8000 - 0x4000)
# define L1_DATA_B_LENGTH 0x8000
2007-10-10 23:55:26 +08:00
# define BFIN_DCACHESIZE (16*1024)
# define BFIN_DSUPBANKS 1
2007-06-21 11:34:16 +08:00
# else
# define DMEM_CNTR (ACACHE_BCACHE | ENDCPLB | PORT_PREF0)
# define L1_DATA_A_LENGTH (0x8000 - 0x4000)
# define L1_DATA_B_LENGTH (0x8000 - 0x4000)
2007-10-10 23:55:26 +08:00
# define BFIN_DCACHESIZE (32*1024)
# define BFIN_DSUPBANKS 2
2007-06-21 11:34:16 +08:00
# endif
# else
# define DMEM_CNTR (ASRAM_BSRAM | ENDCPLB | PORT_PREF0)
# define L1_DATA_A_LENGTH 0x8000
# define L1_DATA_B_LENGTH 0x8000
2007-10-10 23:55:26 +08:00
# define BFIN_DCACHESIZE (0*1024)
# define BFIN_DSUPBANKS 0
# endif /*CONFIG_BFIN_DCACHE*/
2007-06-21 11:34:16 +08:00
2007-11-21 16:12:12 +08:00
/* Level 2 Memory */
2008-10-10 21:17:11 +08:00
# define L2_START 0xFEB00000
# if defined(CONFIG_BF542)
# define L2_LENGTH 0
# elif defined(CONFIG_BF544)
# define L2_LENGTH 0x10000
# else
# define L2_LENGTH 0x20000
2007-11-21 16:12:12 +08:00
# endif
2009-06-17 11:25:06 -04:00
# endif