2019-01-21 21:05:50 +03:00
// SPDX-License-Identifier: GPL-2.0+
2005-07-31 03:31:23 +04:00
/*
* drivers / net / phy / cicada . c
*
* Driver for Cicada PHYs
*
* Author : Andy Fleming
*
* Copyright ( c ) 2004 Freescale Semiconductor , Inc .
*/
# include <linux/kernel.h>
# include <linux/string.h>
# include <linux/errno.h>
# include <linux/unistd.h>
# include <linux/interrupt.h>
# include <linux/init.h>
# include <linux/delay.h>
# include <linux/netdevice.h>
# include <linux/etherdevice.h>
# include <linux/skbuff.h>
# include <linux/spinlock.h>
# include <linux/mm.h>
# include <linux/module.h>
# include <linux/mii.h>
# include <linux/ethtool.h>
# include <linux/phy.h>
2013-09-16 20:09:41 +04:00
# include <linux/io.h>
2005-07-31 03:31:23 +04:00
# include <asm/irq.h>
2013-09-16 20:09:41 +04:00
# include <linux/uaccess.h>
2005-07-31 03:31:23 +04:00
/* Cicada Extended Control Register 1 */
# define MII_CIS8201_EXT_CON1 0x17
# define MII_CIS8201_EXTCON1_INIT 0x0000
/* Cicada Interrupt Mask Register */
# define MII_CIS8201_IMASK 0x19
# define MII_CIS8201_IMASK_IEN 0x8000
# define MII_CIS8201_IMASK_SPEED 0x4000
# define MII_CIS8201_IMASK_LINK 0x2000
# define MII_CIS8201_IMASK_DUPLEX 0x1000
# define MII_CIS8201_IMASK_MASK 0xf000
/* Cicada Interrupt Status Register */
# define MII_CIS8201_ISTAT 0x1a
# define MII_CIS8201_ISTAT_STATUS 0x8000
# define MII_CIS8201_ISTAT_SPEED 0x4000
# define MII_CIS8201_ISTAT_LINK 0x2000
# define MII_CIS8201_ISTAT_DUPLEX 0x1000
/* Cicada Auxiliary Control/Status Register */
# define MII_CIS8201_AUX_CONSTAT 0x1c
# define MII_CIS8201_AUXCONSTAT_INIT 0x0004
# define MII_CIS8201_AUXCONSTAT_DUPLEX 0x0020
# define MII_CIS8201_AUXCONSTAT_SPEED 0x0018
# define MII_CIS8201_AUXCONSTAT_GBIT 0x0010
# define MII_CIS8201_AUXCONSTAT_100 0x0008
MODULE_DESCRIPTION ( " Cicadia PHY driver " ) ;
MODULE_AUTHOR ( " Andy Fleming " ) ;
MODULE_LICENSE ( " GPL " ) ;
static int cis820x_config_init ( struct phy_device * phydev )
{
int err ;
err = phy_write ( phydev , MII_CIS8201_AUX_CONSTAT ,
MII_CIS8201_AUXCONSTAT_INIT ) ;
if ( err < 0 )
return err ;
err = phy_write ( phydev , MII_CIS8201_EXT_CON1 ,
MII_CIS8201_EXTCON1_INIT ) ;
return err ;
}
static int cis820x_ack_interrupt ( struct phy_device * phydev )
{
int err = phy_read ( phydev , MII_CIS8201_ISTAT ) ;
return ( err < 0 ) ? err : 0 ;
}
static int cis820x_config_intr ( struct phy_device * phydev )
{
int err ;
2013-12-18 09:38:05 +04:00
if ( phydev - > interrupts = = PHY_INTERRUPT_ENABLED )
err = phy_write ( phydev , MII_CIS8201_IMASK ,
2005-07-31 03:31:23 +04:00
MII_CIS8201_IMASK_MASK ) ;
else
err = phy_write ( phydev , MII_CIS8201_IMASK , 0 ) ;
return err ;
}
2006-06-29 06:13:23 +04:00
/* Cicada 8201, a.k.a Vitesse VSC8201 */
2012-07-04 09:44:34 +04:00
static struct phy_driver cis820x_driver [ ] = {
{
2006-06-29 06:13:23 +04:00
. phy_id = 0x000fc410 ,
. name = " Cicada Cis8201 " ,
. phy_id_mask = 0x000ffff0 ,
2019-04-12 21:47:03 +03:00
/* PHY_GBIT_FEATURES */
2006-06-29 06:13:23 +04:00
. config_init = & cis820x_config_init ,
. ack_interrupt = & cis820x_ack_interrupt ,
. config_intr = & cis820x_config_intr ,
2012-07-04 09:44:34 +04:00
} , {
2005-07-31 03:31:23 +04:00
. phy_id = 0x000fc440 ,
. name = " Cicada Cis8204 " ,
. phy_id_mask = 0x000fffc0 ,
2019-04-12 21:47:03 +03:00
/* PHY_GBIT_FEATURES */
2005-07-31 03:31:23 +04:00
. config_init = & cis820x_config_init ,
. ack_interrupt = & cis820x_ack_interrupt ,
. config_intr = & cis820x_config_intr ,
2012-07-04 09:44:34 +04:00
} } ;
2005-07-31 03:31:23 +04:00
2014-11-11 21:45:59 +03:00
module_phy_driver ( cis820x_driver ) ;
2010-04-02 05:05:56 +04:00
2010-10-04 03:43:32 +04:00
static struct mdio_device_id __maybe_unused cicada_tbl [ ] = {
2010-04-02 05:05:56 +04:00
{ 0x000fc410 , 0x000ffff0 } ,
{ 0x000fc440 , 0x000fffc0 } ,
{ }
} ;
MODULE_DEVICE_TABLE ( mdio , cicada_tbl ) ;