2017-12-25 20:54:35 +01:00
/* SPDX-License-Identifier: GPL-2.0 */
/*
2007-07-22 16:59:44 +01:00
* Copyright 2003 , 2007 Simtec Electronics
* http : //armlinux.simtec.co.uk/
* Ben Dooks < ben @ simtec . co . uk >
*
* S3C - Memory map definitions ( virtual addresses )
2017-12-25 20:54:35 +01:00
*/
2007-07-22 16:59:44 +01:00
# ifndef __ASM_PLAT_MAP_H
# define __ASM_PLAT_MAP_H __FILE__
2010-10-22 10:16:27 +09:00
/* Fit all our registers in at 0xF6000000 upwards, trying to use as
2007-07-22 16:59:44 +01:00
* little of the VA space as possible so vmalloc and friends have a
* better chance of getting memory .
*
* we try to ensure stuff like the IRQ registers are available for
* an single MOVS instruction ( ie , only 8 bits of set data )
*/
2010-10-22 10:16:27 +09:00
# define S3C_ADDR_BASE 0xF6000000
2007-07-22 16:59:44 +01:00
# ifndef __ASSEMBLY__
# define S3C_ADDR(x) ((void __iomem __force *)S3C_ADDR_BASE + (x))
# else
# define S3C_ADDR(x) (S3C_ADDR_BASE + (x))
# endif
2007-08-18 22:23:57 +01:00
# define S3C_VA_IRQ S3C_ADDR(0x00000000) /* irq controller(s) */
# define S3C_VA_SYS S3C_ADDR(0x00100000) /* system control */
2009-07-30 23:23:35 +01:00
# define S3C_VA_MEM S3C_ADDR(0x00200000) /* memory control */
2007-08-18 22:23:57 +01:00
# define S3C_VA_TIMER S3C_ADDR(0x00300000) /* timer block */
# define S3C_VA_WATCHDOG S3C_ADDR(0x00400000) /* watchdog */
# define S3C_VA_UART S3C_ADDR(0x01000000) /* UART */
2007-07-22 16:59:44 +01:00
2022-04-02 12:29:36 +02:00
/* ISA device mapping for BAST to use with inb()/outb() on 8-bit I/O.
* 16 - bit I / O on BAST now requires driver modifications to manually
* ioremap CS3 .
*/
# define S3C24XX_VA_ISA_BYTE PCI_IOBASE
2009-07-30 23:23:35 +01:00
/* This is used for the CPU specific mappings that may be needed, so that
* they do not need to directly used S3C_ADDR ( ) and thus make it easier to
* modify the space for mapping .
*/
# define S3C_ADDR_CPU(x) S3C_ADDR(0x00500000 + (x))
2007-07-22 16:59:44 +01:00
# endif /* __ASM_PLAT_MAP_H */