2014-02-18 21:46:16 +00:00
#include <versatile-ab.dts>
2011-07-26 03:19:06 -06:00
/ {
model = "ARM Versatile PB";
compatible = "arm,versatile-pb";
amba {
gpio2: gpio@101e6000 {
compatible = "arm,pl061", "arm,primecell";
reg = <0x101e6000 0x1000>;
interrupts = <8>;
gpio-controller;
#gpio-cells = <2>;
interrupt-controller;
#interrupt-cells = <2>;
2014-03-01 22:22:53 -06:00
clocks = <&pclk>;
clock-names = "apb_pclk";
2011-07-26 03:19:06 -06:00
};
gpio3: gpio@101e7000 {
compatible = "arm,pl061", "arm,primecell";
reg = <0x101e7000 0x1000>;
interrupts = <9>;
gpio-controller;
#gpio-cells = <2>;
interrupt-controller;
#interrupt-cells = <2>;
2014-03-01 22:22:53 -06:00
clocks = <&pclk>;
clock-names = "apb_pclk";
2011-07-26 03:19:06 -06:00
};
fpga {
uart@9000 {
compatible = "arm,pl011", "arm,primecell";
reg = <0x9000 0x1000>;
interrupt-parent = <&sic>;
interrupts = <6>;
2014-03-01 22:22:53 -06:00
clocks = <&xtal24mhz>, <&pclk>;
clock-names = "uartclk", "apb_pclk";
2011-07-26 03:19:06 -06:00
};
sci@a000 {
compatible = "arm,primecell";
reg = <0xa000 0x1000>;
interrupt-parent = <&sic>;
interrupts = <5>;
2014-03-01 22:22:53 -06:00
clocks = <&xtal24mhz>;
clock-names = "apb_pclk";
2011-07-26 03:19:06 -06:00
};
mmc@b000 {
2014-03-03 02:28:38 -06:00
compatible = "arm,pl180", "arm,primecell";
2011-07-26 03:19:06 -06:00
reg = <0xb000 0x1000>;
2013-10-28 16:50:11 -07:00
interrupts-extended = <&vic 23 &sic 2>;
2014-03-01 22:22:53 -06:00
clocks = <&xtal24mhz>, <&pclk>;
clock-names = "mclk", "apb_pclk";
2011-07-26 03:19:06 -06:00
};
};
};
};