2012-11-19 09:46:10 -08:00
/*
2013-08-02 13:12:21 -07:00
* Copyright (C) 2012-2013 Broadcom Corporation
2012-11-19 09:46:10 -08:00
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License as
* published by the Free Software Foundation version 2.
*
* This program is distributed "as is" WITHOUT ANY WARRANTY of any
* kind, whether express or implied; without even the implied warranty
* of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
2013-06-06 01:41:35 -04:00
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/interrupt-controller/irq.h>
2013-06-06 01:41:34 -04:00
#include "skeleton.dtsi"
2012-11-19 09:46:10 -08:00
/ {
model = "BCM11351 SoC";
2013-07-30 16:27:10 -07:00
compatible = "brcm,bcm11351";
2012-11-19 09:46:10 -08:00
interrupt-parent = <&gic>;
chosen {
bootargs = "console=ttyS0,115200n8";
};
gic: interrupt-controller@3ff00100 {
compatible = "arm,cortex-a9-gic";
#interrupt-cells = <3>;
#address-cells = <0>;
interrupt-controller;
reg = <0x3ff01000 0x1000>,
<0x3ff00100 0x100>;
};
2013-03-13 15:05:37 -07:00
smc@0x3404c000 {
2013-07-30 16:27:10 -07:00
compatible = "brcm,bcm11351-smc", "brcm,kona-smc";
2013-06-11 14:45:58 -04:00
reg = <0x3404c000 0x400>; /* 1 KiB in SRAM */
2013-03-13 15:05:37 -07:00
};
2012-11-19 09:46:10 -08:00
uart@3e000000 {
2013-07-30 16:27:10 -07:00
compatible = "brcm,bcm11351-dw-apb-uart", "snps,dw-apb-uart";
2012-11-19 09:46:10 -08:00
status = "disabled";
reg = <0x3e000000 0x1000>;
clock-frequency = <13000000>;
2013-06-06 01:41:35 -04:00
interrupts = <GIC_SPI 67 IRQ_TYPE_LEVEL_HIGH>;
2012-11-19 09:46:10 -08:00
reg-shift = <2>;
reg-io-width = <4>;
};
L2: l2-cache {
2013-07-30 16:27:10 -07:00
compatible = "brcm,bcm11351-a2-pl310-cache";
2013-05-09 22:21:01 +01:00
reg = <0x3ff20000 0x1000>;
cache-unified;
cache-level = <2>;
2012-11-19 09:46:10 -08:00
};
2013-03-13 14:27:28 -07:00
2013-08-02 13:12:21 -07:00
watchdog@35002f40 {
compatible = "brcm,bcm11351-wdt", "brcm,kona-wdt";
reg = <0x35002f40 0x6c>;
};
2013-03-13 14:27:28 -07:00
timer@35006000 {
2013-07-30 16:27:10 -07:00
compatible = "brcm,kona-timer";
2013-03-13 14:27:28 -07:00
reg = <0x35006000 0x1000>;
2013-06-06 01:41:35 -04:00
interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>;
2013-03-13 14:27:28 -07:00
clock-frequency = <32768>;
};
2013-08-07 22:37:47 -07:00
sdio1: sdio@3f180000 {
2013-07-30 16:27:10 -07:00
compatible = "brcm,kona-sdhci";
2013-05-10 00:10:07 -07:00
reg = <0x3f180000 0x10000>;
interrupts = <0x0 77 0x4>;
status = "disabled";
};
2013-08-07 22:37:47 -07:00
sdio2: sdio@3f190000 {
2013-07-30 16:27:10 -07:00
compatible = "brcm,kona-sdhci";
2013-05-10 00:10:07 -07:00
reg = <0x3f190000 0x10000>;
interrupts = <0x0 76 0x4>;
status = "disabled";
};
2013-08-07 22:37:47 -07:00
sdio3: sdio@3f1a0000 {
2013-07-30 16:27:10 -07:00
compatible = "brcm,kona-sdhci";
2013-05-10 00:10:07 -07:00
reg = <0x3f1a0000 0x10000>;
interrupts = <0x0 74 0x4>;
status = "disabled";
};
2013-08-07 22:37:47 -07:00
sdio4: sdio@3f1b0000 {
2013-07-30 16:27:10 -07:00
compatible = "brcm,kona-sdhci";
2013-05-10 00:10:07 -07:00
reg = <0x3f1b0000 0x10000>;
interrupts = <0x0 73 0x4>;
status = "disabled";
};
2012-11-19 09:46:10 -08:00
};