2012-02-27 16:07:13 +00:00
/include/ "skeleton.dtsi"
/ {
2012-07-18 19:22:54 +02:00
compatible = "marvell,kirkwood";
2012-06-27 13:40:04 +02:00
interrupt-parent = <&intc>;
intc: interrupt-controller {
compatible = "marvell,orion-intc", "marvell,intc";
interrupt-controller;
#interrupt-cells = <1>;
reg = <0xf1020204 0x04>,
<0xf1020214 0x04>;
};
2012-02-27 16:07:13 +00:00
2012-03-15 01:00:27 +00:00
ocp@f1000000 {
compatible = "simple-bus";
2012-09-03 20:29:34 +02:00
ranges = <0x00000000 0xf1000000 0x4000000
0xf5000000 0xf5000000 0x0000400>;
2012-03-15 01:00:27 +00:00
#address-cells = <1>;
#size-cells = <1>;
2012-11-17 15:22:28 +01:00
core_clk: core-clocks@10030 {
compatible = "marvell,kirkwood-core-clock";
reg = <0x10030 0x4>;
#clock-cells = <1>;
};
2012-06-27 13:40:04 +02:00
gpio0: gpio@10100 {
compatible = "marvell,orion-gpio";
#gpio-cells = <2>;
gpio-controller;
reg = <0x10100 0x40>;
ngpio = <32>;
interrupts = <35>, <36>, <37>, <38>;
};
gpio1: gpio@10140 {
compatible = "marvell,orion-gpio";
#gpio-cells = <2>;
gpio-controller;
reg = <0x10140 0x40>;
ngpio = <18>;
interrupts = <39>, <40>, <41>;
};
2012-03-15 01:00:27 +00:00
serial@12000 {
compatible = "ns16550a";
reg = <0x12000 0x100>;
reg-shift = <2>;
interrupts = <33>;
2012-11-17 15:22:28 +01:00
clocks = <&gate_clk 7>;
2012-03-15 01:00:27 +00:00
/* set clock-frequency in board dts */
status = "disabled";
};
serial@12100 {
compatible = "ns16550a";
reg = <0x12100 0x100>;
reg-shift = <2>;
interrupts = <34>;
2012-11-17 15:22:28 +01:00
clocks = <&gate_clk 7>;
2012-03-15 01:00:27 +00:00
/* set clock-frequency in board dts */
status = "disabled";
};
2012-03-06 23:55:04 +00:00
rtc@10300 {
2012-07-18 19:22:54 +02:00
compatible = "marvell,kirkwood-rtc", "marvell,orion-rtc";
2012-03-06 23:55:04 +00:00
reg = <0x10300 0x20>;
interrupts = <53>;
};
2012-04-18 11:06:42 +01:00
2012-06-06 20:30:57 +02:00
spi@10600 {
compatible = "marvell,orion-spi";
#address-cells = <1>;
#size-cells = <0>;
cell-index = <0>;
interrupts = <23>;
reg = <0x10600 0x28>;
2012-11-17 15:22:28 +01:00
clocks = <&gate_clk 7>;
2012-06-06 20:30:57 +02:00
status = "disabled";
};
2012-11-17 15:22:28 +01:00
gate_clk: clock-gating-control@2011c {
compatible = "marvell,kirkwood-gating-clock";
reg = <0x2011c 0x4>;
clocks = <&core_clk 0>;
#clock-cells = <1>;
};
2012-06-10 15:20:06 +02:00
wdt@20300 {
compatible = "marvell,orion-wdt";
reg = <0x20300 0x28>;
2012-11-17 15:22:28 +01:00
clocks = <&gate_clk 7>;
2012-06-10 15:20:06 +02:00
status = "okay";
};
2012-06-10 16:45:37 +02:00
sata@80000 {
compatible = "marvell,orion-sata";
reg = <0x80000 0x5000>;
interrupts = <21>;
2012-11-17 15:22:28 +01:00
clocks = <&gate_clk 14>, <&gate_clk 15>;
clock-names = "0", "1";
2012-06-10 16:45:37 +02:00
status = "disabled";
};
2012-04-18 11:06:42 +01:00
nand@3000000 {
#address-cells = <1>;
#size-cells = <1>;
cle = <0>;
ale = <1>;
bank-width = <1>;
2012-07-18 19:22:54 +02:00
compatible = "marvell,orion-nand";
2012-04-18 11:06:42 +01:00
reg = <0x3000000 0x400>;
chip-delay = <25>;
/* set partition map and/or chip-delay in board dts */
2012-11-17 15:22:28 +01:00
clocks = <&gate_clk 7>;
2012-04-18 11:06:42 +01:00
status = "disabled";
};
2012-07-20 13:51:55 +02:00
i2c@11000 {
compatible = "marvell,mv64xxx-i2c";
reg = <0x11000 0x20>;
#address-cells = <1>;
#size-cells = <0>;
interrupts = <29>;
clock-frequency = <100000>;
2012-11-17 15:22:28 +01:00
clocks = <&gate_clk 7>;
2012-07-20 13:51:55 +02:00
status = "disabled";
};
2012-09-03 20:29:34 +02:00
crypto@30000 {
compatible = "marvell,orion-crypto";
reg = <0x30000 0x10000>,
<0xf5000000 0x800>;
reg-names = "regs", "sram";
interrupts = <22>;
2012-11-17 15:22:28 +01:00
clocks = <&gate_clk 17>;
2012-09-03 20:29:34 +02:00
status = "okay";
};
2012-03-15 01:00:27 +00:00
};
};