2023-03-30 17:31:57 -04:00
/* SPDX-License-Identifier: MIT */
/*
* Copyright © 2022 Intel Corporation
*/
# ifndef _XE_PCIIDS_H_
# define _XE_PCIIDS_H_
/*
* Lists below can be turned into initializers for a struct pci_device_id
* by defining INTEL_VGA_DEVICE :
*
* # define INTEL_VGA_DEVICE ( id , info ) { \
* 0x8086 , id , \
* ~ 0 , ~ 0 , \
* 0x030000 , 0xff0000 , \
* ( unsigned long ) info }
*
* And then calling like :
*
* XE_TGL_12_GT1_IDS ( INTEL_VGA_DEVICE , # # __VA_ARGS__ )
*
* To turn them into something else , just provide a different macro passed as
* first argument .
*/
/* TGL */
# define XE_TGL_GT1_IDS(MACRO__, ...) \
MACRO__ ( 0x9A60 , # # __VA_ARGS__ ) , \
MACRO__ ( 0x9A68 , # # __VA_ARGS__ ) , \
MACRO__ ( 0x9A70 , # # __VA_ARGS__ )
# define XE_TGL_GT2_IDS(MACRO__, ...) \
MACRO__ ( 0x9A40 , # # __VA_ARGS__ ) , \
MACRO__ ( 0x9A49 , # # __VA_ARGS__ ) , \
MACRO__ ( 0x9A59 , # # __VA_ARGS__ ) , \
MACRO__ ( 0x9A78 , # # __VA_ARGS__ ) , \
MACRO__ ( 0x9AC0 , # # __VA_ARGS__ ) , \
MACRO__ ( 0x9AC9 , # # __VA_ARGS__ ) , \
MACRO__ ( 0x9AD9 , # # __VA_ARGS__ ) , \
MACRO__ ( 0x9AF8 , # # __VA_ARGS__ )
# define XE_TGL_IDS(MACRO__, ...) \
2023-02-15 12:34:25 -08:00
XE_TGL_GT1_IDS ( MACRO__ , # # __VA_ARGS__ ) , \
XE_TGL_GT2_IDS ( MACRO__ , # # __VA_ARGS__ )
2023-03-30 17:31:57 -04:00
/* RKL */
# define XE_RKL_IDS(MACRO__, ...) \
MACRO__ ( 0x4C80 , # # __VA_ARGS__ ) , \
MACRO__ ( 0x4C8A , # # __VA_ARGS__ ) , \
MACRO__ ( 0x4C8B , # # __VA_ARGS__ ) , \
MACRO__ ( 0x4C8C , # # __VA_ARGS__ ) , \
MACRO__ ( 0x4C90 , # # __VA_ARGS__ ) , \
MACRO__ ( 0x4C9A , # # __VA_ARGS__ )
/* DG1 */
# define XE_DG1_IDS(MACRO__, ...) \
MACRO__ ( 0x4905 , # # __VA_ARGS__ ) , \
MACRO__ ( 0x4906 , # # __VA_ARGS__ ) , \
MACRO__ ( 0x4907 , # # __VA_ARGS__ ) , \
MACRO__ ( 0x4908 , # # __VA_ARGS__ ) , \
MACRO__ ( 0x4909 , # # __VA_ARGS__ )
/* ADL-S */
# define XE_ADLS_IDS(MACRO__, ...) \
MACRO__ ( 0x4680 , # # __VA_ARGS__ ) , \
MACRO__ ( 0x4682 , # # __VA_ARGS__ ) , \
MACRO__ ( 0x4688 , # # __VA_ARGS__ ) , \
MACRO__ ( 0x468A , # # __VA_ARGS__ ) , \
2023-11-20 10:00:35 -08:00
MACRO__ ( 0x468B , # # __VA_ARGS__ ) , \
2023-03-30 17:31:57 -04:00
MACRO__ ( 0x4690 , # # __VA_ARGS__ ) , \
MACRO__ ( 0x4692 , # # __VA_ARGS__ ) , \
MACRO__ ( 0x4693 , # # __VA_ARGS__ )
/* ADL-P */
# define XE_ADLP_IDS(MACRO__, ...) \
MACRO__ ( 0x46A0 , # # __VA_ARGS__ ) , \
MACRO__ ( 0x46A1 , # # __VA_ARGS__ ) , \
MACRO__ ( 0x46A2 , # # __VA_ARGS__ ) , \
MACRO__ ( 0x46A3 , # # __VA_ARGS__ ) , \
MACRO__ ( 0x46A6 , # # __VA_ARGS__ ) , \
MACRO__ ( 0x46A8 , # # __VA_ARGS__ ) , \
MACRO__ ( 0x46AA , # # __VA_ARGS__ ) , \
MACRO__ ( 0x462A , # # __VA_ARGS__ ) , \
MACRO__ ( 0x4626 , # # __VA_ARGS__ ) , \
MACRO__ ( 0x4628 , # # __VA_ARGS__ ) , \
MACRO__ ( 0x46B0 , # # __VA_ARGS__ ) , \
MACRO__ ( 0x46B1 , # # __VA_ARGS__ ) , \
MACRO__ ( 0x46B2 , # # __VA_ARGS__ ) , \
MACRO__ ( 0x46B3 , # # __VA_ARGS__ ) , \
MACRO__ ( 0x46C0 , # # __VA_ARGS__ ) , \
MACRO__ ( 0x46C1 , # # __VA_ARGS__ ) , \
MACRO__ ( 0x46C2 , # # __VA_ARGS__ ) , \
MACRO__ ( 0x46C3 , # # __VA_ARGS__ )
/* ADL-N */
# define XE_ADLN_IDS(MACRO__, ...) \
MACRO__ ( 0x46D0 , # # __VA_ARGS__ ) , \
MACRO__ ( 0x46D1 , # # __VA_ARGS__ ) , \
MACRO__ ( 0x46D2 , # # __VA_ARGS__ )
/* RPL-S */
# define XE_RPLS_IDS(MACRO__, ...) \
MACRO__ ( 0xA780 , # # __VA_ARGS__ ) , \
MACRO__ ( 0xA781 , # # __VA_ARGS__ ) , \
MACRO__ ( 0xA782 , # # __VA_ARGS__ ) , \
MACRO__ ( 0xA783 , # # __VA_ARGS__ ) , \
MACRO__ ( 0xA788 , # # __VA_ARGS__ ) , \
MACRO__ ( 0xA789 , # # __VA_ARGS__ ) , \
MACRO__ ( 0xA78A , # # __VA_ARGS__ ) , \
MACRO__ ( 0xA78B , # # __VA_ARGS__ )
/* RPL-U */
# define XE_RPLU_IDS(MACRO__, ...) \
MACRO__ ( 0xA721 , # # __VA_ARGS__ ) , \
MACRO__ ( 0xA7A1 , # # __VA_ARGS__ ) , \
2023-11-20 10:00:35 -08:00
MACRO__ ( 0xA7A9 , # # __VA_ARGS__ ) , \
MACRO__ ( 0xA7AC , # # __VA_ARGS__ ) , \
MACRO__ ( 0xA7AD , # # __VA_ARGS__ )
2023-03-30 17:31:57 -04:00
/* RPL-P */
# define XE_RPLP_IDS(MACRO__, ...) \
2023-11-17 09:29:28 -08:00
XE_RPLU_IDS ( MACRO__ , # # __VA_ARGS__ ) , \
2023-03-30 17:31:57 -04:00
MACRO__ ( 0xA720 , # # __VA_ARGS__ ) , \
MACRO__ ( 0xA7A0 , # # __VA_ARGS__ ) , \
2023-11-20 10:00:35 -08:00
MACRO__ ( 0xA7A8 , # # __VA_ARGS__ ) , \
MACRO__ ( 0xA7AA , # # __VA_ARGS__ ) , \
MACRO__ ( 0xA7AB , # # __VA_ARGS__ )
2023-03-30 17:31:57 -04:00
/* DG2 */
# define XE_DG2_G10_IDS(MACRO__, ...) \
MACRO__ ( 0x5690 , # # __VA_ARGS__ ) , \
MACRO__ ( 0x5691 , # # __VA_ARGS__ ) , \
MACRO__ ( 0x5692 , # # __VA_ARGS__ ) , \
MACRO__ ( 0x56A0 , # # __VA_ARGS__ ) , \
MACRO__ ( 0x56A1 , # # __VA_ARGS__ ) , \
2024-03-26 16:08:25 +05:30
MACRO__ ( 0x56A2 , # # __VA_ARGS__ ) , \
MACRO__ ( 0x56BE , # # __VA_ARGS__ ) , \
MACRO__ ( 0x56BF , # # __VA_ARGS__ )
2023-03-30 17:31:57 -04:00
# define XE_DG2_G11_IDS(MACRO__, ...) \
MACRO__ ( 0x5693 , # # __VA_ARGS__ ) , \
MACRO__ ( 0x5694 , # # __VA_ARGS__ ) , \
MACRO__ ( 0x5695 , # # __VA_ARGS__ ) , \
MACRO__ ( 0x56A5 , # # __VA_ARGS__ ) , \
MACRO__ ( 0x56A6 , # # __VA_ARGS__ ) , \
MACRO__ ( 0x56B0 , # # __VA_ARGS__ ) , \
2023-10-11 10:44:18 +05:30
MACRO__ ( 0x56B1 , # # __VA_ARGS__ ) , \
MACRO__ ( 0x56BA , # # __VA_ARGS__ ) , \
MACRO__ ( 0x56BB , # # __VA_ARGS__ ) , \
MACRO__ ( 0x56BC , # # __VA_ARGS__ ) , \
MACRO__ ( 0x56BD , # # __VA_ARGS__ )
2023-03-30 17:31:57 -04:00
# define XE_DG2_G12_IDS(MACRO__, ...) \
MACRO__ ( 0x5696 , # # __VA_ARGS__ ) , \
MACRO__ ( 0x5697 , # # __VA_ARGS__ ) , \
MACRO__ ( 0x56A3 , # # __VA_ARGS__ ) , \
MACRO__ ( 0x56A4 , # # __VA_ARGS__ ) , \
MACRO__ ( 0x56B2 , # # __VA_ARGS__ ) , \
MACRO__ ( 0x56B3 , # # __VA_ARGS__ )
# define XE_DG2_IDS(MACRO__, ...) \
XE_DG2_G10_IDS ( MACRO__ , # # __VA_ARGS__ ) , \
XE_DG2_G11_IDS ( MACRO__ , # # __VA_ARGS__ ) , \
XE_DG2_G12_IDS ( MACRO__ , # # __VA_ARGS__ )
# define XE_ATS_M150_IDS(MACRO__, ...) \
2023-11-20 12:25:07 +05:30
MACRO__ ( 0x56C0 , # # __VA_ARGS__ ) , \
MACRO__ ( 0x56C2 , # # __VA_ARGS__ )
2023-03-30 17:31:57 -04:00
# define XE_ATS_M75_IDS(MACRO__, ...) \
MACRO__ ( 0x56C1 , # # __VA_ARGS__ )
# define XE_ATS_M_IDS(MACRO__, ...) \
XE_ATS_M150_IDS ( MACRO__ , # # __VA_ARGS__ ) , \
XE_ATS_M75_IDS ( MACRO__ , # # __VA_ARGS__ )
2023-11-21 11:52:09 -08:00
/* MTL / ARL */
# define XE_MTL_IDS(MACRO__, ...) \
2023-03-30 17:31:57 -04:00
MACRO__ ( 0x7D40 , # # __VA_ARGS__ ) , \
2024-03-05 16:40:49 -08:00
MACRO__ ( 0x7D41 , # # __VA_ARGS__ ) , \
2023-03-30 17:31:57 -04:00
MACRO__ ( 0x7D45 , # # __VA_ARGS__ ) , \
2024-03-05 16:40:49 -08:00
MACRO__ ( 0x7D51 , # # __VA_ARGS__ ) , \
2023-03-30 17:31:57 -04:00
MACRO__ ( 0x7D55 , # # __VA_ARGS__ ) , \
MACRO__ ( 0x7D60 , # # __VA_ARGS__ ) , \
2023-11-21 11:52:09 -08:00
MACRO__ ( 0x7D67 , # # __VA_ARGS__ ) , \
2024-03-05 16:40:49 -08:00
MACRO__ ( 0x7DD1 , # # __VA_ARGS__ ) , \
2023-11-21 11:52:09 -08:00
MACRO__ ( 0x7DD5 , # # __VA_ARGS__ )
2023-03-30 17:31:57 -04:00
2023-08-11 09:06:16 -07:00
# define XE_LNL_IDS(MACRO__, ...) \
MACRO__ ( 0x6420 , # # __VA_ARGS__ ) , \
MACRO__ ( 0x64A0 , # # __VA_ARGS__ ) , \
MACRO__ ( 0x64B0 , # # __VA_ARGS__ )
2023-03-30 17:31:57 -04:00
# endif