2015-09-16 08:37:07 +09:00
/*
2017-11-03 17:54:45 +01:00
* Hardkernel Odroid XU3 audio subsystem device tree source
2015-09-16 08:37:07 +09:00
*
* Copyright (c) 2015 Krzysztof Kozlowski
* Copyright (c) 2014 Collabora Ltd.
* Copyright (c) 2013 Samsung Electronics Co., Ltd.
* http://www.samsung.com
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License version 2 as
* published by the Free Software Foundation.
*/
2017-09-29 14:33:25 +02:00
#include <dt-bindings/sound/samsung-i2s.h>
2015-09-16 08:37:07 +09:00
/ {
sound: sound {
2017-11-03 17:54:45 +01:00
compatible = "samsung,odroid-xu3-audio";
model = "Odroid-XU3";
2015-09-16 08:37:07 +09:00
2017-11-03 17:54:45 +01:00
samsung,audio-widgets =
2015-09-16 08:37:07 +09:00
"Headphone", "Headphone Jack",
"Speakers", "Speakers";
2017-11-03 17:54:45 +01:00
samsung,audio-routing =
2015-09-16 08:37:07 +09:00
"Headphone Jack", "HPL",
"Headphone Jack", "HPR",
"Headphone Jack", "MICBIAS",
"IN1", "Headphone Jack",
"Speakers", "SPKL",
"Speakers", "SPKR";
2017-11-03 17:54:45 +01:00
assigned-clocks = <&i2s0 CLK_I2S_RCLK_SRC>,
<&clock CLK_MOUT_EPLL>,
<&clock CLK_MOUT_MAU_EPLL>,
<&clock CLK_MOUT_USER_MAU_EPLL>,
<&clock_audss EXYNOS_MOUT_AUDSS>,
<&clock_audss EXYNOS_MOUT_I2S>,
<&clock_audss EXYNOS_DOUT_SRP>,
<&clock_audss EXYNOS_DOUT_AUD_BUS>,
<&clock_audss EXYNOS_DOUT_I2S>;
2015-09-16 08:37:07 +09:00
2017-11-03 17:54:45 +01:00
assigned-clock-parents = <&clock_audss EXYNOS_SCLK_I2S>,
<&clock CLK_FOUT_EPLL>,
<&clock CLK_MOUT_EPLL>,
<&clock CLK_MOUT_MAU_EPLL>,
<&clock CLK_MAU_EPLL>,
<&clock_audss EXYNOS_MOUT_AUDSS>;
assigned-clock-rates = <0>,
<0>,
<0>,
<0>,
<0>,
<0>,
<196608001>,
<(196608002 / 2)>,
<196608000>;
cpu {
2015-09-16 08:37:07 +09:00
sound-dai = <&i2s0 0>;
};
2017-11-03 17:54:45 +01:00
codec {
sound-dai = <&hdmi>, <&max98090>;
2015-09-16 08:37:07 +09:00
};
};
};
2017-09-29 14:33:25 +02:00
&clock_audss {
2017-11-03 17:54:45 +01:00
assigned-clocks = <&clock_audss EXYNOS_DOUT_SRP>,
<&clock CLK_FOUT_EPLL>;
assigned-clock-rates = <(196608000 / 256)>,
<196608000>;
2017-09-29 14:33:25 +02:00
};
2015-09-16 08:37:07 +09:00
&hsi2c_5 {
status = "okay";
max98090: max98090@10 {
compatible = "maxim,max98090";
reg = <0x10>;
interrupt-parent = <&gpx3>;
2017-06-02 20:13:45 +02:00
interrupts = <2 IRQ_TYPE_NONE>;
2015-09-16 08:37:07 +09:00
clocks = <&i2s0 CLK_I2S_CDCLK>;
clock-names = "mclk";
#sound-dai-cells = <0>;
};
};
&i2s0 {
status = "okay";
};