2011-02-12 18:05:06 -03:00
/*
* ispcsi2 . h
*
* TI OMAP3 ISP - CSI2 module
*
* Copyright ( C ) 2010 Nokia Corporation
* Copyright ( C ) 2009 Texas Instruments , Inc .
*
* Contacts : Laurent Pinchart < laurent . pinchart @ ideasonboard . com >
* Sakari Ailus < sakari . ailus @ iki . fi >
*
* This program is free software ; you can redistribute it and / or modify
* it under the terms of the GNU General Public License version 2 as
* published by the Free Software Foundation .
*
* This program is distributed in the hope that it will be useful , but
* WITHOUT ANY WARRANTY ; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE . See the GNU
* General Public License for more details .
*
* You should have received a copy of the GNU General Public License
* along with this program ; if not , write to the Free Software
* Foundation , Inc . , 51 Franklin St , Fifth Floor , Boston , MA
* 02110 - 1301 USA
*/
# ifndef OMAP3_ISP_CSI2_H
# define OMAP3_ISP_CSI2_H
# include <linux/types.h>
# include <linux/videodev2.h>
struct isp_csiphy ;
/* This is not an exhaustive list */
enum isp_csi2_pix_formats {
CSI2_PIX_FMT_OTHERS = 0 ,
CSI2_PIX_FMT_YUV422_8BIT = 0x1e ,
CSI2_PIX_FMT_YUV422_8BIT_VP = 0x9e ,
CSI2_PIX_FMT_RAW10_EXP16 = 0xab ,
CSI2_PIX_FMT_RAW10_EXP16_VP = 0x12f ,
CSI2_PIX_FMT_RAW8 = 0x2a ,
CSI2_PIX_FMT_RAW8_DPCM10_EXP16 = 0x2aa ,
CSI2_PIX_FMT_RAW8_DPCM10_VP = 0x32a ,
CSI2_PIX_FMT_RAW8_VP = 0x12a ,
CSI2_USERDEF_8BIT_DATA1_DPCM10_VP = 0x340 ,
CSI2_USERDEF_8BIT_DATA1_DPCM10 = 0x2c0 ,
CSI2_USERDEF_8BIT_DATA1 = 0x40 ,
} ;
enum isp_csi2_irqevents {
OCP_ERR_IRQ = 0x4000 ,
SHORT_PACKET_IRQ = 0x2000 ,
ECC_CORRECTION_IRQ = 0x1000 ,
ECC_NO_CORRECTION_IRQ = 0x800 ,
COMPLEXIO2_ERR_IRQ = 0x400 ,
COMPLEXIO1_ERR_IRQ = 0x200 ,
FIFO_OVF_IRQ = 0x100 ,
CONTEXT7 = 0x80 ,
CONTEXT6 = 0x40 ,
CONTEXT5 = 0x20 ,
CONTEXT4 = 0x10 ,
CONTEXT3 = 0x8 ,
CONTEXT2 = 0x4 ,
CONTEXT1 = 0x2 ,
CONTEXT0 = 0x1 ,
} ;
enum isp_csi2_ctx_irqevents {
CTX_ECC_CORRECTION = 0x100 ,
CTX_LINE_NUMBER = 0x80 ,
CTX_FRAME_NUMBER = 0x40 ,
CTX_CS = 0x20 ,
CTX_LE = 0x8 ,
CTX_LS = 0x4 ,
CTX_FE = 0x2 ,
CTX_FS = 0x1 ,
} ;
enum isp_csi2_frame_mode {
ISP_CSI2_FRAME_IMMEDIATE ,
ISP_CSI2_FRAME_AFTERFEC ,
} ;
# define ISP_CSI2_MAX_CTX_NUM 7
struct isp_csi2_ctx_cfg {
u8 ctxnum ; /* context number 0 - 7 */
u8 dpcm_decompress ;
/* Fields in CSI2_CTx_CTRL2 - locked by CSI2_CTx_CTRL1.CTX_EN */
u8 virtual_id ;
u16 format_id ; /* as in CSI2_CTx_CTRL2[9:0] */
u8 dpcm_predictor ; /* 1: simple, 0: advanced */
/* Fields in CSI2_CTx_CTRL1/3 - Shadowed */
u16 alpha ;
u16 data_offset ;
u32 ping_addr ;
u32 pong_addr ;
u8 eof_enabled ;
u8 eol_enabled ;
u8 checksum_enabled ;
u8 enabled ;
} ;
struct isp_csi2_timing_cfg {
u8 ionum ; /* IO1 or IO2 as in CSI2_TIMING */
unsigned force_rx_mode : 1 ;
unsigned stop_state_16x : 1 ;
unsigned stop_state_4x : 1 ;
u16 stop_state_counter ;
} ;
struct isp_csi2_ctrl_cfg {
bool vp_clk_enable ;
bool vp_only_enable ;
u8 vp_out_ctrl ;
enum isp_csi2_frame_mode frame_mode ;
bool ecc_enable ;
bool if_enable ;
} ;
# define CSI2_PAD_SINK 0
# define CSI2_PAD_SOURCE 1
# define CSI2_PADS_NUM 2
# define CSI2_OUTPUT_CCDC (1 << 0)
# define CSI2_OUTPUT_MEMORY (1 << 1)
struct isp_csi2_device {
struct v4l2_subdev subdev ;
struct media_pad pads [ CSI2_PADS_NUM ] ;
struct v4l2_mbus_framefmt formats [ CSI2_PADS_NUM ] ;
struct isp_video video_out ;
struct isp_device * isp ;
u8 available ; /* Is the IP present on the silicon? */
/* mem resources - enums as defined in enum isp_mem_resources */
u8 regs1 ;
u8 regs2 ;
u32 output ; /* output to CCDC, memory or both? */
bool dpcm_decompress ;
unsigned int frame_skip ;
struct isp_csiphy * phy ;
struct isp_csi2_ctx_cfg contexts [ ISP_CSI2_MAX_CTX_NUM + 1 ] ;
struct isp_csi2_timing_cfg timing [ 2 ] ;
struct isp_csi2_ctrl_cfg ctrl ;
enum isp_pipeline_stream_state state ;
wait_queue_head_t wait ;
atomic_t stopping ;
} ;
2011-12-07 08:34:50 -03:00
void omap3isp_csi2_isr ( struct isp_csi2_device * csi2 ) ;
2011-02-12 18:05:06 -03:00
int omap3isp_csi2_reset ( struct isp_csi2_device * csi2 ) ;
int omap3isp_csi2_init ( struct isp_device * isp ) ;
void omap3isp_csi2_cleanup ( struct isp_device * isp ) ;
void omap3isp_csi2_unregister_entities ( struct isp_csi2_device * csi2 ) ;
int omap3isp_csi2_register_entities ( struct isp_csi2_device * csi2 ,
struct v4l2_device * vdev ) ;
# endif /* OMAP3_ISP_CSI2_H */