2010-02-12 10:31:47 -08:00
/*
* mrst . h : Intel Moorestown platform specific setup code
*
* ( C ) Copyright 2009 Intel Corporation
*
* This program is free software ; you can redistribute it and / or
* modify it under the terms of the GNU General Public License
* as published by the Free Software Foundation ; version 2
* of the License .
*/
# ifndef _ASM_X86_MRST_H
# define _ASM_X86_MRST_H
2010-09-13 15:08:55 +08:00
# include <linux/sfi.h>
2010-02-12 10:31:47 -08:00
extern int pci_mrst_init ( void ) ;
2010-11-10 17:29:00 +00:00
extern int __init sfi_parse_mrtc ( struct sfi_table_header * table ) ;
extern int sfi_mrtc_num ;
extern struct sfi_rtc_table_entry sfi_mrtc_array [ ] ;
2010-02-12 10:31:47 -08:00
2010-05-19 12:01:24 -07:00
/*
* Medfield is the follow - up of Moorestown , it combines two chip solution into
* one . Other than that it also added always - on and constant tsc and lapic
* timers . Medfield is the platform name , and the chip name is called Penwell
* we treat Medfield / Penwell as a variant of Moorestown . Penwell can be
* identified via MSRs .
*/
enum mrst_cpu_type {
MRST_CPU_CHIP_LINCROFT = 1 ,
MRST_CPU_CHIP_PENWELL ,
} ;
2010-05-19 13:40:14 -07:00
extern enum mrst_cpu_type __mrst_cpu_chip ;
2011-11-15 14:46:52 -08:00
# ifdef CONFIG_X86_INTEL_MID
2010-10-07 16:42:54 -07:00
static inline enum mrst_cpu_type mrst_identify_cpu ( void )
2010-05-19 13:40:14 -07:00
{
return __mrst_cpu_chip ;
}
2011-11-15 14:46:52 -08:00
# else /* !CONFIG_X86_INTEL_MID */
# define mrst_identify_cpu() (0)
# endif /* !CONFIG_X86_INTEL_MID */
2010-05-19 12:01:24 -07:00
enum mrst_timer_options {
MRST_TIMER_DEFAULT ,
MRST_TIMER_APBT_ONLY ,
MRST_TIMER_LAPIC_APBT ,
} ;
2010-05-19 14:37:40 -07:00
extern enum mrst_timer_options mrst_timer_options ;
2011-11-10 13:42:53 +00:00
/*
* Penwell uses spread spectrum clock , so the freq number is not exactly
* the same as reported by MSR based on SDM .
*/
# define PENWELL_FSB_FREQ_83SKU 83200
# define PENWELL_FSB_FREQ_100SKU 99840
2010-02-12 03:08:30 -08:00
# define SFI_MTMR_MAX_NUM 8
2010-02-12 03:37:38 -08:00
# define SFI_MRTC_MAX 8
2010-02-12 03:08:30 -08:00
2010-09-13 15:08:55 +08:00
extern struct console early_mrst_console ;
extern void mrst_early_console_init ( void ) ;
2010-09-13 15:08:56 +08:00
extern struct console early_hsu_console ;
extern void hsu_early_console_init ( void ) ;
2010-11-09 11:22:58 +00:00
extern void intel_scu_devices_create ( void ) ;
extern void intel_scu_devices_destroy ( void ) ;
2010-11-10 17:29:00 +00:00
/* VRTC timer */
# define MRST_VRTC_MAP_SZ (1024)
/*#define MRST_VRTC_PGOFFSET (0xc00) */
extern void mrst_rtc_init ( void ) ;
2010-02-12 10:31:47 -08:00
# endif /* _ASM_X86_MRST_H */