License cleanup: add SPDX GPL-2.0 license identifier to files with no license
Many source files in the tree are missing licensing information, which
makes it harder for compliance tools to determine the correct license.
By default all files without license information are under the default
license of the kernel, which is GPL version 2.
Update the files which contain no license information with the 'GPL-2.0'
SPDX license identifier. The SPDX identifier is a legally binding
shorthand, which can be used instead of the full boiler plate text.
This patch is based on work done by Thomas Gleixner and Kate Stewart and
Philippe Ombredanne.
How this work was done:
Patches were generated and checked against linux-4.14-rc6 for a subset of
the use cases:
- file had no licensing information it it.
- file was a */uapi/* one with no licensing information in it,
- file was a */uapi/* one with existing licensing information,
Further patches will be generated in subsequent months to fix up cases
where non-standard license headers were used, and references to license
had to be inferred by heuristics based on keywords.
The analysis to determine which SPDX License Identifier to be applied to
a file was done in a spreadsheet of side by side results from of the
output of two independent scanners (ScanCode & Windriver) producing SPDX
tag:value files created by Philippe Ombredanne. Philippe prepared the
base worksheet, and did an initial spot review of a few 1000 files.
The 4.13 kernel was the starting point of the analysis with 60,537 files
assessed. Kate Stewart did a file by file comparison of the scanner
results in the spreadsheet to determine which SPDX license identifier(s)
to be applied to the file. She confirmed any determination that was not
immediately clear with lawyers working with the Linux Foundation.
Criteria used to select files for SPDX license identifier tagging was:
- Files considered eligible had to be source code files.
- Make and config files were included as candidates if they contained >5
lines of source
- File already had some variant of a license header in it (even if <5
lines).
All documentation files were explicitly excluded.
The following heuristics were used to determine which SPDX license
identifiers to apply.
- when both scanners couldn't find any license traces, file was
considered to have no license information in it, and the top level
COPYING file license applied.
For non */uapi/* files that summary was:
SPDX license identifier # files
---------------------------------------------------|-------
GPL-2.0 11139
and resulted in the first patch in this series.
If that file was a */uapi/* path one, it was "GPL-2.0 WITH
Linux-syscall-note" otherwise it was "GPL-2.0". Results of that was:
SPDX license identifier # files
---------------------------------------------------|-------
GPL-2.0 WITH Linux-syscall-note 930
and resulted in the second patch in this series.
- if a file had some form of licensing information in it, and was one
of the */uapi/* ones, it was denoted with the Linux-syscall-note if
any GPL family license was found in the file or had no licensing in
it (per prior point). Results summary:
SPDX license identifier # files
---------------------------------------------------|------
GPL-2.0 WITH Linux-syscall-note 270
GPL-2.0+ WITH Linux-syscall-note 169
((GPL-2.0 WITH Linux-syscall-note) OR BSD-2-Clause) 21
((GPL-2.0 WITH Linux-syscall-note) OR BSD-3-Clause) 17
LGPL-2.1+ WITH Linux-syscall-note 15
GPL-1.0+ WITH Linux-syscall-note 14
((GPL-2.0+ WITH Linux-syscall-note) OR BSD-3-Clause) 5
LGPL-2.0+ WITH Linux-syscall-note 4
LGPL-2.1 WITH Linux-syscall-note 3
((GPL-2.0 WITH Linux-syscall-note) OR MIT) 3
((GPL-2.0 WITH Linux-syscall-note) AND MIT) 1
and that resulted in the third patch in this series.
- when the two scanners agreed on the detected license(s), that became
the concluded license(s).
- when there was disagreement between the two scanners (one detected a
license but the other didn't, or they both detected different
licenses) a manual inspection of the file occurred.
- In most cases a manual inspection of the information in the file
resulted in a clear resolution of the license that should apply (and
which scanner probably needed to revisit its heuristics).
- When it was not immediately clear, the license identifier was
confirmed with lawyers working with the Linux Foundation.
- If there was any question as to the appropriate license identifier,
the file was flagged for further research and to be revisited later
in time.
In total, over 70 hours of logged manual review was done on the
spreadsheet to determine the SPDX license identifiers to apply to the
source files by Kate, Philippe, Thomas and, in some cases, confirmation
by lawyers working with the Linux Foundation.
Kate also obtained a third independent scan of the 4.13 code base from
FOSSology, and compared selected files where the other two scanners
disagreed against that SPDX file, to see if there was new insights. The
Windriver scanner is based on an older version of FOSSology in part, so
they are related.
Thomas did random spot checks in about 500 files from the spreadsheets
for the uapi headers and agreed with SPDX license identifier in the
files he inspected. For the non-uapi files Thomas did random spot checks
in about 15000 files.
In initial set of patches against 4.14-rc6, 3 files were found to have
copy/paste license identifier errors, and have been fixed to reflect the
correct identifier.
Additionally Philippe spent 10 hours this week doing a detailed manual
inspection and review of the 12,461 patched files from the initial patch
version early this week with:
- a full scancode scan run, collecting the matched texts, detected
license ids and scores
- reviewing anything where there was a license detected (about 500+
files) to ensure that the applied SPDX license was correct
- reviewing anything where there was no detection but the patch license
was not GPL-2.0 WITH Linux-syscall-note to ensure that the applied
SPDX license was correct
This produced a worksheet with 20 files needing minor correction. This
worksheet was then exported into 3 different .csv files for the
different types of files to be modified.
These .csv files were then reviewed by Greg. Thomas wrote a script to
parse the csv files and add the proper SPDX tag to the file, in the
format that the file expected. This script was further refined by Greg
based on the output to detect more types of files automatically and to
distinguish between header and source .c files (which need different
comment types.) Finally Greg ran the script using the .csv files to
generate the patches.
Reviewed-by: Kate Stewart <kstewart@linuxfoundation.org>
Reviewed-by: Philippe Ombredanne <pombredanne@nexb.com>
Reviewed-by: Thomas Gleixner <tglx@linutronix.de>
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
2017-11-01 17:07:57 +03:00
/* SPDX-License-Identifier: GPL-2.0 */
2005-04-17 02:20:36 +04:00
# ifndef __ASM_SH_HD64461
# define __ASM_SH_HD64461
/*
2007-07-12 05:44:41 +04:00
* Copyright ( C ) 2007 Kristoffer Ericson < Kristoffer . Ericson @ gmail . com >
* Copyright ( C ) 2004 Paul Mundt
2005-04-17 02:20:36 +04:00
* Copyright ( C ) 2000 YAEGASHI Takeshi
2007-07-12 05:44:41 +04:00
*
* Hitachi HD64461 companion chip support
* ( please note manual reference 0x10000000 = 0xb0000000 )
2005-04-17 02:20:36 +04:00
*/
/* Constants for PCMCIA mappings */
2007-07-12 05:44:41 +04:00
# define HD64461_PCC_WINDOW 0x01000000
/* Area 6 - Slot 0 - memory and/or IO card */
2009-05-15 07:03:04 +04:00
# define HD64461_IOBASE 0xb0000000
# define HD64461_IO_OFFSET(x) (HD64461_IOBASE + (x))
# define HD64461_PCC0_BASE HD64461_IO_OFFSET(0x8000000)
2007-07-12 05:44:41 +04:00
# define HD64461_PCC0_ATTR (HD64461_PCC0_BASE) /* 0xb80000000 */
# define HD64461_PCC0_COMM (HD64461_PCC0_BASE+HD64461_PCC_WINDOW) /* 0xb90000000 */
# define HD64461_PCC0_IO (HD64461_PCC0_BASE+2*HD64461_PCC_WINDOW) /* 0xba0000000 */
/* Area 5 - Slot 1 - memory card only */
2009-05-15 07:03:04 +04:00
# define HD64461_PCC1_BASE HD64461_IO_OFFSET(0x4000000)
2007-07-12 05:44:41 +04:00
# define HD64461_PCC1_ATTR (HD64461_PCC1_BASE) /* 0xb4000000 */
# define HD64461_PCC1_COMM (HD64461_PCC1_BASE+HD64461_PCC_WINDOW) /* 0xb5000000 */
/* Standby Control Register for HD64461 */
2009-05-20 06:27:13 +04:00
# define HD64461_STBCR HD64461_IO_OFFSET(0x00000000)
2007-07-12 05:44:41 +04:00
# define HD64461_STBCR_CKIO_STBY 0x2000
# define HD64461_STBCR_SAFECKE_IST 0x1000
# define HD64461_STBCR_SLCKE_IST 0x0800
# define HD64461_STBCR_SAFECKE_OST 0x0400
# define HD64461_STBCR_SLCKE_OST 0x0200
# define HD64461_STBCR_SMIAST 0x0100
# define HD64461_STBCR_SLCDST 0x0080
# define HD64461_STBCR_SPC0ST 0x0040
# define HD64461_STBCR_SPC1ST 0x0020
# define HD64461_STBCR_SAFEST 0x0010
# define HD64461_STBCR_STM0ST 0x0008
# define HD64461_STBCR_STM1ST 0x0004
# define HD64461_STBCR_SIRST 0x0002
# define HD64461_STBCR_SURTST 0x0001
/* System Configuration Register */
2009-05-15 07:03:04 +04:00
# define HD64461_SYSCR HD64461_IO_OFFSET(0x02)
2007-07-12 05:44:41 +04:00
/* CPU Data Bus Control Register */
2009-05-15 07:03:04 +04:00
# define HD64461_SCPUCR HD64461_IO_OFFSET(0x04)
2007-07-12 05:44:41 +04:00
2007-12-18 03:40:33 +03:00
/* Base Address Register */
2009-05-15 07:03:04 +04:00
# define HD64461_LCDCBAR HD64461_IO_OFFSET(0x1000)
2007-07-12 05:44:41 +04:00
2007-12-18 03:40:33 +03:00
/* Line increment address */
2009-05-15 07:03:04 +04:00
# define HD64461_LCDCLOR HD64461_IO_OFFSET(0x1002)
2007-07-12 05:44:41 +04:00
/* Controls LCD controller */
2009-05-15 07:03:04 +04:00
# define HD64461_LCDCCR HD64461_IO_OFFSET(0x1004)
2007-07-12 05:44:41 +04:00
/* LCCDR control bits */
# define HD64461_LCDCCR_STBACK 0x0400 /* Standby Back */
# define HD64461_LCDCCR_STREQ 0x0100 /* Standby Request */
# define HD64461_LCDCCR_MOFF 0x0080 /* Memory Off */
# define HD64461_LCDCCR_REFSEL 0x0040 /* Refresh Select */
# define HD64461_LCDCCR_EPON 0x0020 /* End Power On */
# define HD64461_LCDCCR_SPON 0x0010 /* Start Power On */
/* Controls LCD (1) */
2009-05-15 07:03:04 +04:00
# define HD64461_LDR1 HD64461_IO_OFFSET(0x1010)
2007-07-12 05:44:41 +04:00
# define HD64461_LDR1_DON 0x01 /* Display On */
# define HD64461_LDR1_DINV 0x80 /* Display Invert */
/* Controls LCD (2) */
2009-05-15 07:03:04 +04:00
# define HD64461_LDR2 HD64461_IO_OFFSET(0x1012)
# define HD64461_LDHNCR HD64461_IO_OFFSET(0x1014) /* Number of horizontal characters */
# define HD64461_LDHNSR HD64461_IO_OFFSET(0x1016) /* Specify output start position + width of CL1 */
# define HD64461_LDVNTR HD64461_IO_OFFSET(0x1018) /* Specify total vertical lines */
# define HD64461_LDVNDR HD64461_IO_OFFSET(0x101a) /* specify number of display vertical lines */
# define HD64461_LDVSPR HD64461_IO_OFFSET(0x101c) /* specify vertical synchronization pos and AC nr */
2007-07-12 05:44:41 +04:00
/* Controls LCD (3) */
2009-05-15 07:03:04 +04:00
# define HD64461_LDR3 HD64461_IO_OFFSET(0x101e)
2007-07-12 05:44:41 +04:00
/* Palette Registers */
2009-05-15 07:03:04 +04:00
# define HD64461_CPTWAR HD64461_IO_OFFSET(0x1030) /* Color Palette Write Address Register */
# define HD64461_CPTWDR HD64461_IO_OFFSET(0x1032) /* Color Palette Write Data Register */
# define HD64461_CPTRAR HD64461_IO_OFFSET(0x1034) /* Color Palette Read Address Register */
# define HD64461_CPTRDR HD64461_IO_OFFSET(0x1036) /* Color Palette Read Data Register */
2007-07-12 05:44:41 +04:00
2009-05-15 07:03:04 +04:00
# define HD64461_GRDOR HD64461_IO_OFFSET(0x1040) /* Display Resolution Offset Register */
# define HD64461_GRSCR HD64461_IO_OFFSET(0x1042) /* Solid Color Register */
# define HD64461_GRCFGR HD64461_IO_OFFSET(0x1044) /* Accelerator Configuration Register */
2007-07-12 05:44:41 +04:00
# define HD64461_GRCFGR_ACCSTATUS 0x10 /* Accelerator Status */
# define HD64461_GRCFGR_ACCRESET 0x08 /* Accelerator Reset */
# define HD64461_GRCFGR_ACCSTART_BITBLT 0x06 /* Accelerator Start BITBLT */
# define HD64461_GRCFGR_ACCSTART_LINE 0x04 /* Accelerator Start Line Drawing */
# define HD64461_GRCFGR_COLORDEPTH16 0x01 /* Sets Colordepth 16 for Accelerator */
# define HD64461_GRCFGR_COLORDEPTH8 0x01 /* Sets Colordepth 8 for Accelerator */
/* Line Drawing Registers */
2009-05-15 07:03:04 +04:00
# define HD64461_LNSARH HD64461_IO_OFFSET(0x1046) /* Line Start Address Register (H) */
# define HD64461_LNSARL HD64461_IO_OFFSET(0x1048) /* Line Start Address Register (L) */
# define HD64461_LNAXLR HD64461_IO_OFFSET(0x104a) /* Axis Pixel Length Register */
# define HD64461_LNDGR HD64461_IO_OFFSET(0x104c) /* Diagonal Register */
# define HD64461_LNAXR HD64461_IO_OFFSET(0x104e) /* Axial Register */
# define HD64461_LNERTR HD64461_IO_OFFSET(0x1050) /* Start Error Term Register */
# define HD64461_LNMDR HD64461_IO_OFFSET(0x1052) /* Line Mode Register */
2007-07-12 05:44:41 +04:00
/* BitBLT Registers */
2009-05-15 07:03:04 +04:00
# define HD64461_BBTSSARH HD64461_IO_OFFSET(0x1054) /* Source Start Address Register (H) */
# define HD64461_BBTSSARL HD64461_IO_OFFSET(0x1056) /* Source Start Address Register (L) */
# define HD64461_BBTDSARH HD64461_IO_OFFSET(0x1058) /* Destination Start Address Register (H) */
# define HD64461_BBTDSARL HD64461_IO_OFFSET(0x105a) /* Destination Start Address Register (L) */
# define HD64461_BBTDWR HD64461_IO_OFFSET(0x105c) /* Destination Block Width Register */
# define HD64461_BBTDHR HD64461_IO_OFFSET(0x105e) /* Destination Block Height Register */
# define HD64461_BBTPARH HD64461_IO_OFFSET(0x1060) /* Pattern Start Address Register (H) */
# define HD64461_BBTPARL HD64461_IO_OFFSET(0x1062) /* Pattern Start Address Register (L) */
# define HD64461_BBTMARH HD64461_IO_OFFSET(0x1064) /* Mask Start Address Register (H) */
# define HD64461_BBTMARL HD64461_IO_OFFSET(0x1066) /* Mask Start Address Register (L) */
# define HD64461_BBTROPR HD64461_IO_OFFSET(0x1068) /* ROP Register */
# define HD64461_BBTMDR HD64461_IO_OFFSET(0x106a) /* BitBLT Mode Register */
2005-04-17 02:20:36 +04:00
/* PC Card Controller Registers */
2007-07-12 05:44:41 +04:00
/* Maps to Physical Area 6 */
2009-05-15 07:03:04 +04:00
# define HD64461_PCC0ISR HD64461_IO_OFFSET(0x2000) /* socket 0 interface status */
# define HD64461_PCC0GCR HD64461_IO_OFFSET(0x2002) /* socket 0 general control */
# define HD64461_PCC0CSCR HD64461_IO_OFFSET(0x2004) /* socket 0 card status change */
# define HD64461_PCC0CSCIER HD64461_IO_OFFSET(0x2006) /* socket 0 card status change interrupt enable */
# define HD64461_PCC0SCR HD64461_IO_OFFSET(0x2008) /* socket 0 software control */
2007-07-12 05:44:41 +04:00
/* Maps to Physical Area 5 */
2009-05-15 07:03:04 +04:00
# define HD64461_PCC1ISR HD64461_IO_OFFSET(0x2010) /* socket 1 interface status */
# define HD64461_PCC1GCR HD64461_IO_OFFSET(0x2012) /* socket 1 general control */
# define HD64461_PCC1CSCR HD64461_IO_OFFSET(0x2014) /* socket 1 card status change */
# define HD64461_PCC1CSCIER HD64461_IO_OFFSET(0x2016) /* socket 1 card status change interrupt enable */
# define HD64461_PCC1SCR HD64461_IO_OFFSET(0x2018) /* socket 1 software control */
2005-04-17 02:20:36 +04:00
/* PCC Interface Status Register */
2007-07-12 05:44:41 +04:00
# define HD64461_PCCISR_READY 0x80 /* card ready */
# define HD64461_PCCISR_MWP 0x40 /* card write-protected */
# define HD64461_PCCISR_VS2 0x20 /* voltage select pin 2 */
# define HD64461_PCCISR_VS1 0x10 /* voltage select pin 1 */
# define HD64461_PCCISR_CD2 0x08 /* card detect 2 */
# define HD64461_PCCISR_CD1 0x04 /* card detect 1 */
# define HD64461_PCCISR_BVD2 0x02 /* battery 1 */
# define HD64461_PCCISR_BVD1 0x01 /* battery 1 */
# define HD64461_PCCISR_PCD_MASK 0x0c /* card detect */
# define HD64461_PCCISR_BVD_MASK 0x03 /* battery voltage */
# define HD64461_PCCISR_BVD_BATGOOD 0x03 /* battery good */
# define HD64461_PCCISR_BVD_BATWARN 0x01 /* battery low warning */
# define HD64461_PCCISR_BVD_BATDEAD1 0x02 /* battery dead */
# define HD64461_PCCISR_BVD_BATDEAD2 0x00 /* battery dead */
2005-04-17 02:20:36 +04:00
/* PCC General Control Register */
2007-07-12 05:44:41 +04:00
# define HD64461_PCCGCR_DRVE 0x80 /* output drive */
# define HD64461_PCCGCR_PCCR 0x40 /* PC card reset */
# define HD64461_PCCGCR_PCCT 0x20 /* PC card type, 1=IO&mem, 0=mem */
# define HD64461_PCCGCR_VCC0 0x10 /* voltage control pin VCC0SEL0 */
# define HD64461_PCCGCR_PMMOD 0x08 /* memory mode */
# define HD64461_PCCGCR_PA25 0x04 /* pin A25 */
# define HD64461_PCCGCR_PA24 0x02 /* pin A24 */
# define HD64461_PCCGCR_REG 0x01 /* pin PCC0REG# */
2005-04-17 02:20:36 +04:00
/* PCC Card Status Change Register */
2007-07-12 05:44:41 +04:00
# define HD64461_PCCCSCR_SCDI 0x80 /* sw card detect intr */
# define HD64461_PCCCSCR_SRV1 0x40 /* reserved */
# define HD64461_PCCCSCR_IREQ 0x20 /* IREQ intr req */
# define HD64461_PCCCSCR_SC 0x10 /* STSCHG (status change) pin */
# define HD64461_PCCCSCR_CDC 0x08 /* CD (card detect) change */
# define HD64461_PCCCSCR_RC 0x04 /* READY change */
# define HD64461_PCCCSCR_BW 0x02 /* battery warning change */
# define HD64461_PCCCSCR_BD 0x01 /* battery dead change */
2005-04-17 02:20:36 +04:00
/* PCC Card Status Change Interrupt Enable Register */
2007-07-12 05:44:41 +04:00
# define HD64461_PCCCSCIER_CRE 0x80 /* change reset enable */
# define HD64461_PCCCSCIER_IREQE_MASK 0x60 /* IREQ enable */
# define HD64461_PCCCSCIER_IREQE_DISABLED 0x00 /* IREQ disabled */
# define HD64461_PCCCSCIER_IREQE_LEVEL 0x20 /* IREQ level-triggered */
# define HD64461_PCCCSCIER_IREQE_FALLING 0x40 /* IREQ falling-edge-trig */
# define HD64461_PCCCSCIER_IREQE_RISING 0x60 /* IREQ rising-edge-trig */
# define HD64461_PCCCSCIER_SCE 0x10 /* status change enable */
# define HD64461_PCCCSCIER_CDE 0x08 /* card detect change enable */
# define HD64461_PCCCSCIER_RE 0x04 /* ready change enable */
# define HD64461_PCCCSCIER_BWE 0x02 /* battery warn change enable */
# define HD64461_PCCCSCIER_BDE 0x01 /* battery dead change enable*/
2005-04-17 02:20:36 +04:00
/* PCC Software Control Register */
2007-07-12 05:44:41 +04:00
# define HD64461_PCCSCR_VCC1 0x02 /* voltage control pin 1 */
# define HD64461_PCCSCR_SWP 0x01 /* write protect */
/* PCC0 Output Pins Control Register */
2009-05-15 07:03:04 +04:00
# define HD64461_P0OCR HD64461_IO_OFFSET(0x202a)
2007-07-12 05:44:41 +04:00
/* PCC1 Output Pins Control Register */
2009-05-15 07:03:04 +04:00
# define HD64461_P1OCR HD64461_IO_OFFSET(0x202c)
2007-07-12 05:44:41 +04:00
/* PC Card General Control Register */
2009-05-15 07:03:04 +04:00
# define HD64461_PGCR HD64461_IO_OFFSET(0x202e)
2007-07-12 05:44:41 +04:00
/* Port Control Registers */
2009-05-15 07:03:04 +04:00
# define HD64461_GPACR HD64461_IO_OFFSET(0x4000) /* Port A - Handles IRDA/TIMER */
# define HD64461_GPBCR HD64461_IO_OFFSET(0x4002) /* Port B - Handles UART */
# define HD64461_GPCCR HD64461_IO_OFFSET(0x4004) /* Port C - Handles PCMCIA 1 */
# define HD64461_GPDCR HD64461_IO_OFFSET(0x4006) /* Port D - Handles PCMCIA 1 */
2007-07-12 05:44:41 +04:00
/* Port Control Data Registers */
2009-05-15 07:03:04 +04:00
# define HD64461_GPADR HD64461_IO_OFFSET(0x4010) /* A */
# define HD64461_GPBDR HD64461_IO_OFFSET(0x4012) /* B */
# define HD64461_GPCDR HD64461_IO_OFFSET(0x4014) /* C */
# define HD64461_GPDDR HD64461_IO_OFFSET(0x4016) /* D */
2007-07-12 05:44:41 +04:00
/* Interrupt Control Registers */
2009-05-15 07:03:04 +04:00
# define HD64461_GPAICR HD64461_IO_OFFSET(0x4020) /* A */
# define HD64461_GPBICR HD64461_IO_OFFSET(0x4022) /* B */
# define HD64461_GPCICR HD64461_IO_OFFSET(0x4024) /* C */
# define HD64461_GPDICR HD64461_IO_OFFSET(0x4026) /* D */
2007-07-12 05:44:41 +04:00
/* Interrupt Status Registers */
2009-05-15 07:03:04 +04:00
# define HD64461_GPAISR HD64461_IO_OFFSET(0x4040) /* A */
# define HD64461_GPBISR HD64461_IO_OFFSET(0x4042) /* B */
# define HD64461_GPCISR HD64461_IO_OFFSET(0x4044) /* C */
# define HD64461_GPDISR HD64461_IO_OFFSET(0x4046) /* D */
2007-07-12 05:44:41 +04:00
/* Interrupt Request Register & Interrupt Mask Register */
2009-05-15 07:03:04 +04:00
# define HD64461_NIRR HD64461_IO_OFFSET(0x5000)
# define HD64461_NIMR HD64461_IO_OFFSET(0x5002)
2007-07-12 05:44:41 +04:00
# define HD64461_IRQBASE OFFCHIP_IRQ_BASE
2007-09-11 07:37:30 +04:00
# define OFFCHIP_IRQ_BASE 64
2007-07-12 05:44:41 +04:00
# define HD64461_IRQ_NUM 16
# define HD64461_IRQ_UART (HD64461_IRQBASE+5)
# define HD64461_IRQ_IRDA (HD64461_IRQBASE+6)
# define HD64461_IRQ_TMU1 (HD64461_IRQBASE+9)
# define HD64461_IRQ_TMU0 (HD64461_IRQBASE+10)
# define HD64461_IRQ_GPIO (HD64461_IRQBASE+11)
# define HD64461_IRQ_AFE (HD64461_IRQBASE+12)
# define HD64461_IRQ_PCC1 (HD64461_IRQBASE+13)
# define HD64461_IRQ_PCC0 (HD64461_IRQBASE+14)
2006-09-27 08:42:57 +04:00
# define __IO_PREFIX hd64461
# include <asm/io_generic.h>
/* arch/sh/cchips/hd6446x/hd64461/setup.c */
void hd64461_register_irq_demux ( int irq ,
int ( * demux ) ( int irq , void * dev ) , void * dev ) ;
void hd64461_unregister_irq_demux ( int irq ) ;
2005-04-17 02:20:36 +04:00
# endif
