2011-02-13 22:51:44 -08:00
/*
* CAN bus driver for Bosch C_CAN controller
*
* Copyright ( C ) 2010 ST Microelectronics
* Bhupesh Sharma < bhupesh . sharma @ st . com >
*
* Borrowed heavily from the C_CAN driver originally written by :
* Copyright ( C ) 2007
* - Sascha Hauer , Marc Kleine - Budde , Pengutronix < s . hauer @ pengutronix . de >
* - Simon Kallweit , intefo AG < simon . kallweit @ intefo . ch >
*
* Bosch C_CAN controller is compliant to CAN protocol version 2.0 part A and B .
* Bosch C_CAN user manual can be obtained from :
* http : //www.semiconductors.bosch.de/media/en/pdf/ipmodules_1/c_can/
* users_manual_c_can . pdf
*
* This file is licensed under the terms of the GNU General Public
* License version 2. This program is licensed " as is " without any
* warranty of any kind , whether express or implied .
*/
# ifndef C_CAN_H
# define C_CAN_H
2012-05-29 11:13:15 +05:30
enum reg {
C_CAN_CTRL_REG = 0 ,
C_CAN_STS_REG ,
C_CAN_ERR_CNT_REG ,
C_CAN_BTR_REG ,
C_CAN_INT_REG ,
C_CAN_TEST_REG ,
C_CAN_BRPEXT_REG ,
C_CAN_IF1_COMREQ_REG ,
C_CAN_IF1_COMMSK_REG ,
C_CAN_IF1_MASK1_REG ,
C_CAN_IF1_MASK2_REG ,
C_CAN_IF1_ARB1_REG ,
C_CAN_IF1_ARB2_REG ,
C_CAN_IF1_MSGCTRL_REG ,
C_CAN_IF1_DATA1_REG ,
C_CAN_IF1_DATA2_REG ,
C_CAN_IF1_DATA3_REG ,
C_CAN_IF1_DATA4_REG ,
C_CAN_IF2_COMREQ_REG ,
C_CAN_IF2_COMMSK_REG ,
C_CAN_IF2_MASK1_REG ,
C_CAN_IF2_MASK2_REG ,
C_CAN_IF2_ARB1_REG ,
C_CAN_IF2_ARB2_REG ,
C_CAN_IF2_MSGCTRL_REG ,
C_CAN_IF2_DATA1_REG ,
C_CAN_IF2_DATA2_REG ,
C_CAN_IF2_DATA3_REG ,
C_CAN_IF2_DATA4_REG ,
C_CAN_TXRQST1_REG ,
C_CAN_TXRQST2_REG ,
C_CAN_NEWDAT1_REG ,
C_CAN_NEWDAT2_REG ,
C_CAN_INTPND1_REG ,
C_CAN_INTPND2_REG ,
C_CAN_MSGVAL1_REG ,
C_CAN_MSGVAL2_REG ,
2011-02-13 22:51:44 -08:00
} ;
2012-05-29 11:13:15 +05:30
static const u16 reg_map_c_can [ ] = {
[ C_CAN_CTRL_REG ] = 0x00 ,
[ C_CAN_STS_REG ] = 0x02 ,
[ C_CAN_ERR_CNT_REG ] = 0x04 ,
[ C_CAN_BTR_REG ] = 0x06 ,
[ C_CAN_INT_REG ] = 0x08 ,
[ C_CAN_TEST_REG ] = 0x0A ,
[ C_CAN_BRPEXT_REG ] = 0x0C ,
[ C_CAN_IF1_COMREQ_REG ] = 0x10 ,
[ C_CAN_IF1_COMMSK_REG ] = 0x12 ,
[ C_CAN_IF1_MASK1_REG ] = 0x14 ,
[ C_CAN_IF1_MASK2_REG ] = 0x16 ,
[ C_CAN_IF1_ARB1_REG ] = 0x18 ,
[ C_CAN_IF1_ARB2_REG ] = 0x1A ,
[ C_CAN_IF1_MSGCTRL_REG ] = 0x1C ,
[ C_CAN_IF1_DATA1_REG ] = 0x1E ,
[ C_CAN_IF1_DATA2_REG ] = 0x20 ,
[ C_CAN_IF1_DATA3_REG ] = 0x22 ,
[ C_CAN_IF1_DATA4_REG ] = 0x24 ,
[ C_CAN_IF2_COMREQ_REG ] = 0x40 ,
[ C_CAN_IF2_COMMSK_REG ] = 0x42 ,
[ C_CAN_IF2_MASK1_REG ] = 0x44 ,
[ C_CAN_IF2_MASK2_REG ] = 0x46 ,
[ C_CAN_IF2_ARB1_REG ] = 0x48 ,
[ C_CAN_IF2_ARB2_REG ] = 0x4A ,
[ C_CAN_IF2_MSGCTRL_REG ] = 0x4C ,
[ C_CAN_IF2_DATA1_REG ] = 0x4E ,
[ C_CAN_IF2_DATA2_REG ] = 0x50 ,
[ C_CAN_IF2_DATA3_REG ] = 0x52 ,
[ C_CAN_IF2_DATA4_REG ] = 0x54 ,
[ C_CAN_TXRQST1_REG ] = 0x80 ,
[ C_CAN_TXRQST2_REG ] = 0x82 ,
[ C_CAN_NEWDAT1_REG ] = 0x90 ,
[ C_CAN_NEWDAT2_REG ] = 0x92 ,
[ C_CAN_INTPND1_REG ] = 0xA0 ,
[ C_CAN_INTPND2_REG ] = 0xA2 ,
[ C_CAN_MSGVAL1_REG ] = 0xB0 ,
[ C_CAN_MSGVAL2_REG ] = 0xB2 ,
2011-02-13 22:51:44 -08:00
} ;
2012-05-29 11:13:16 +05:30
static const u16 reg_map_d_can [ ] = {
[ C_CAN_CTRL_REG ] = 0x00 ,
[ C_CAN_STS_REG ] = 0x04 ,
[ C_CAN_ERR_CNT_REG ] = 0x08 ,
[ C_CAN_BTR_REG ] = 0x0C ,
[ C_CAN_BRPEXT_REG ] = 0x0E ,
[ C_CAN_INT_REG ] = 0x10 ,
[ C_CAN_TEST_REG ] = 0x14 ,
[ C_CAN_TXRQST1_REG ] = 0x88 ,
[ C_CAN_TXRQST2_REG ] = 0x8A ,
[ C_CAN_NEWDAT1_REG ] = 0x9C ,
[ C_CAN_NEWDAT2_REG ] = 0x9E ,
[ C_CAN_INTPND1_REG ] = 0xB0 ,
[ C_CAN_INTPND2_REG ] = 0xB2 ,
[ C_CAN_MSGVAL1_REG ] = 0xC4 ,
[ C_CAN_MSGVAL2_REG ] = 0xC6 ,
[ C_CAN_IF1_COMREQ_REG ] = 0x100 ,
[ C_CAN_IF1_COMMSK_REG ] = 0x102 ,
[ C_CAN_IF1_MASK1_REG ] = 0x104 ,
[ C_CAN_IF1_MASK2_REG ] = 0x106 ,
[ C_CAN_IF1_ARB1_REG ] = 0x108 ,
[ C_CAN_IF1_ARB2_REG ] = 0x10A ,
[ C_CAN_IF1_MSGCTRL_REG ] = 0x10C ,
[ C_CAN_IF1_DATA1_REG ] = 0x110 ,
[ C_CAN_IF1_DATA2_REG ] = 0x112 ,
[ C_CAN_IF1_DATA3_REG ] = 0x114 ,
[ C_CAN_IF1_DATA4_REG ] = 0x116 ,
[ C_CAN_IF2_COMREQ_REG ] = 0x120 ,
[ C_CAN_IF2_COMMSK_REG ] = 0x122 ,
[ C_CAN_IF2_MASK1_REG ] = 0x124 ,
[ C_CAN_IF2_MASK2_REG ] = 0x126 ,
[ C_CAN_IF2_ARB1_REG ] = 0x128 ,
[ C_CAN_IF2_ARB2_REG ] = 0x12A ,
[ C_CAN_IF2_MSGCTRL_REG ] = 0x12C ,
[ C_CAN_IF2_DATA1_REG ] = 0x130 ,
[ C_CAN_IF2_DATA2_REG ] = 0x132 ,
[ C_CAN_IF2_DATA3_REG ] = 0x134 ,
[ C_CAN_IF2_DATA4_REG ] = 0x136 ,
} ;
enum c_can_dev_id {
2012-08-02 18:43:09 +05:30
BOSCH_C_CAN_PLATFORM ,
BOSCH_C_CAN ,
BOSCH_D_CAN ,
2012-05-29 11:13:16 +05:30
} ;
2011-02-13 22:51:44 -08:00
/* c_can private data structure */
struct c_can_priv {
struct can_priv can ; /* must be the first member */
struct napi_struct napi ;
struct net_device * dev ;
2012-08-20 16:50:54 +05:30
struct device * device ;
2011-02-13 22:51:44 -08:00
int tx_object ;
int current_status ;
int last_status ;
2012-05-29 11:13:15 +05:30
u16 ( * read_reg ) ( struct c_can_priv * priv , enum reg index ) ;
void ( * write_reg ) ( struct c_can_priv * priv , enum reg index , u16 val ) ;
void __iomem * base ;
const u16 * regs ;
2011-02-13 22:51:44 -08:00
unsigned long irq_flags ; /* for request_irq() */
unsigned int tx_next ;
unsigned int tx_echo ;
void * priv ; /* for board-specific data */
2012-05-23 17:45:10 +05:30
u16 irqstatus ;
2011-02-13 22:51:44 -08:00
} ;
struct net_device * alloc_c_can_dev ( void ) ;
void free_c_can_dev ( struct net_device * dev ) ;
int register_c_can_dev ( struct net_device * dev ) ;
void unregister_c_can_dev ( struct net_device * dev ) ;
# endif /* C_CAN_H */