2019-04-10 14:32:42 +03:00
==========================
2018-11-05 12:01:01 +03:00
CPU to ISA Version Mapping
==========================
Mapping of some CPU versions to relevant ISA versions.
2022-09-21 04:41:03 +03:00
Note Power4 and Power4+ are not supported.
2019-04-10 14:32:42 +03:00
========= ====================================================================
2018-11-05 12:01:01 +03:00
CPU Architecture version
2019-04-10 14:32:42 +03:00
========= ====================================================================
2020-08-27 07:05:56 +03:00
Power10 Power ISA v3.1
2018-11-05 12:01:01 +03:00
Power9 Power ISA v3.0B
Power8 Power ISA v2.07
2022-08-03 09:32:28 +03:00
e6500 Power ISA v2.06 with some exceptions
e5500 Power ISA v2.06 with some exceptions, no Altivec
2018-11-05 12:01:01 +03:00
Power7 Power ISA v2.06
Power6 Power ISA v2.05
PA6T Power ISA v2.04
Cell PPU - Power ISA v2.02 with some minor exceptions
- Plus Altivec/VMX ~= 2.03
Power5++ Power ISA v2.04 (no VMX)
Power5+ Power ISA v2.03
Power5 - PowerPC User Instruction Set Architecture Book I v2.02
- PowerPC Virtual Environment Architecture Book II v2.02
- PowerPC Operating Environment Architecture Book III v2.02
PPC970 - PowerPC User Instruction Set Architecture Book I v2.01
- PowerPC Virtual Environment Architecture Book II v2.01
- PowerPC Operating Environment Architecture Book III v2.01
- Plus Altivec/VMX ~= 2.03
2022-09-21 04:41:03 +03:00
Power4+ - PowerPC User Instruction Set Architecture Book I v2.01
- PowerPC Virtual Environment Architecture Book II v2.01
- PowerPC Operating Environment Architecture Book III v2.01
Power4 - PowerPC User Instruction Set Architecture Book I v2.00
- PowerPC Virtual Environment Architecture Book II v2.00
- PowerPC Operating Environment Architecture Book III v2.00
2019-04-10 14:32:42 +03:00
========= ====================================================================
2018-11-05 12:01:01 +03:00
Key Features
------------
========== ==================
CPU VMX (aka. Altivec)
========== ==================
2020-08-27 07:05:56 +03:00
Power10 Yes
2018-11-05 12:01:01 +03:00
Power9 Yes
Power8 Yes
2022-08-03 09:32:28 +03:00
e6500 Yes
e5500 No
2018-11-05 12:01:01 +03:00
Power7 Yes
Power6 Yes
PA6T Yes
Cell PPU Yes
Power5++ No
Power5+ No
Power5 No
PPC970 Yes
2022-09-21 04:41:03 +03:00
Power4+ No
Power4 No
2018-11-05 12:01:01 +03:00
========== ==================
========== ====
CPU VSX
========== ====
2020-08-27 07:05:56 +03:00
Power10 Yes
2018-11-05 12:01:01 +03:00
Power9 Yes
Power8 Yes
2022-08-03 09:32:28 +03:00
e6500 No
e5500 No
2018-11-05 12:01:01 +03:00
Power7 Yes
Power6 No
PA6T No
Cell PPU No
Power5++ No
Power5+ No
Power5 No
PPC970 No
2022-09-21 04:41:03 +03:00
Power4+ No
Power4 No
2018-11-05 12:01:01 +03:00
========== ====
2019-04-10 14:32:42 +03:00
========== ====================================
2018-11-05 12:01:01 +03:00
CPU Transactional Memory
2019-04-10 14:32:42 +03:00
========== ====================================
2020-08-27 07:05:56 +03:00
Power10 No (* see Power ISA v3.1, "Appendix A. Notes on the Removal of Transactional Memory from the Architecture")
2018-11-05 12:01:01 +03:00
Power9 Yes (* see transactional_memory.txt)
Power8 Yes
2022-08-03 09:32:28 +03:00
e6500 No
e5500 No
2018-11-05 12:01:01 +03:00
Power7 No
Power6 No
PA6T No
Cell PPU No
Power5++ No
Power5+ No
Power5 No
PPC970 No
2022-09-21 04:41:03 +03:00
Power4+ No
Power4 No
2019-04-10 14:32:42 +03:00
========== ====================================