linux/drivers/video/fbdev/wm8505fb_regs.h

/* SPDX-License-Identifier: GPL-2.0-only */
/*
 *  GOVR registers list for WM8505 chips
 *
 *  Copyright (C) 2010 Ed Spiridonov <edo.rus@gmail.com>
 *   Based on VIA/WonderMedia wm8510-govrh-reg.h
 *   http://github.com/projectgus/kernel_wm8505/blob/wm8505_2.6.29/
 *         drivers/video/wmt/register/wm8510/wm8510-govrh-reg.h
 */

#ifndef _WM8505FB_REGS_H
#define _WM8505FB_REGS_H

/*
 * Color space select register, default value 0x1c
 *   BIT0 GOVRH_DVO_YUV2RGB_ENABLE
 *   BIT1 GOVRH_VGA_YUV2RGB_ENABLE
 *   BIT2 GOVRH_RGB_MODE
 *   BIT3 GOVRH_DAC_CLKINV
 *   BIT4 GOVRH_BLANK_ZERO
 */
#define WMT_GOVR_COLORSPACE	0x1e4
/*
 * Another colorspace select register, default value 1
 *   BIT0 GOVRH_DVO_RGB
 *   BIT1 GOVRH_DVO_YUV422
 */
#define WMT_GOVR_COLORSPACE1	 0x30

#define WMT_GOVR_CONTRAST	0x1b8
#define WMT_GOVR_BRGHTNESS	0x1bc /* incompatible with RGB? */

/* Framubeffer address */
#define WMT_GOVR_FBADDR		 0x90
#define WMT_GOVR_FBADDR1	 0x94 /* UV offset in YUV mode */

/* Offset of visible window */
#define WMT_GOVR_XPAN		 0xa4
#define WMT_GOVR_YPAN		 0xa0

#define WMT_GOVR_XRES		 0x98
#define WMT_GOVR_XRES_VIRTUAL	 0x9c

#define WMT_GOVR_MIF_ENABLE	 0x80
#define WMT_GOVR_FHI		 0xa8
#define WMT_GOVR_REG_UPDATE	 0xe4

/*
 *   BIT0 GOVRH_DVO_OUTWIDTH
 *   BIT1 GOVRH_DVO_SYNC_POLAR
 *   BIT2 GOVRH_DVO_ENABLE
 */
#define WMT_GOVR_DVO_SET	0x148

/* Timing generator? */
#define WMT_GOVR_TG		0x100

/* Timings */
#define WMT_GOVR_TIMING_H_ALL	0x108
#define WMT_GOVR_TIMING_V_ALL	0x10c
#define WMT_GOVR_TIMING_V_START	0x110
#define WMT_GOVR_TIMING_V_END	0x114
#define WMT_GOVR_TIMING_H_START	0x118
#define WMT_GOVR_TIMING_H_END	0x11c
#define WMT_GOVR_TIMING_V_SYNC	0x128
#define WMT_GOVR_TIMING_H_SYNC	0x12c

#endif /* _WM8505FB_REGS_H */
treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 282 Based on 1 normalized pattern(s): this software is licensed under the terms of the gnu general public license version 2 as published by the free software foundation and may be copied distributed and modified under those terms this program is distributed in the hope that it will be useful but without any warranty without even the implied warranty of merchantability or fitness for a particular purpose see the gnu general public license for more details extracted by the scancode license scanner the SPDX license identifier GPL-2.0-only has been chosen to replace the boilerplate/reference in 285 file(s). Signed-off-by: Thomas Gleixner <tglx@linutronix.de> Reviewed-by: Alexios Zavras <alexios.zavras@intel.com> Reviewed-by: Allison Randal <allison@lohutok.net> Cc: linux-spdx@vger.kernel.org Link: https://lkml.kernel.org/r/20190529141900.642774971@linutronix.de Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org> 2019-05-29 17:17:56 +03:00			`/* SPDX-License-Identifier: GPL-2.0-only */`
ARM: Add support for the display controllers in VT8500 and WM8505 This adds drivers for the LCD controller found in VIA VT8500 SoC, GOVR display controller found in WonderMedia WM8505 SoC and for the Graphics Engine present in both of them that provides hardware accelerated raster operations (used for copyarea and fillrect). Signed-off-by: Alexey Charkov <alchark@gmail.com> Signed-off-by: Paul Mundt <lethal@linux-sh.org> 2010-11-09 02:42:39 +03:00			`/*`
			`* GOVR registers list for WM8505 chips`
			`*`
			`* Copyright (C) 2010 Ed Spiridonov <edo.rus@gmail.com>`
			`* Based on VIA/WonderMedia wm8510-govrh-reg.h`
			`* http://github.com/projectgus/kernel_wm8505/blob/wm8505_2.6.29/`
			`* drivers/video/wmt/register/wm8510/wm8510-govrh-reg.h`
			`*/`

			`#ifndef _WM8505FB_REGS_H`
			`#define _WM8505FB_REGS_H`

			`/*`
			`* Color space select register, default value 0x1c`
			`* BIT0 GOVRH_DVO_YUV2RGB_ENABLE`
			`* BIT1 GOVRH_VGA_YUV2RGB_ENABLE`
			`* BIT2 GOVRH_RGB_MODE`
			`* BIT3 GOVRH_DAC_CLKINV`
			`* BIT4 GOVRH_BLANK_ZERO`
			`*/`
			`#define WMT_GOVR_COLORSPACE 0x1e4`
			`/*`
			`* Another colorspace select register, default value 1`
			`* BIT0 GOVRH_DVO_RGB`
			`* BIT1 GOVRH_DVO_YUV422`
			`*/`
			`#define WMT_GOVR_COLORSPACE1 0x30`

			`#define WMT_GOVR_CONTRAST 0x1b8`
			`#define WMT_GOVR_BRGHTNESS 0x1bc /* incompatible with RGB? */`

			`/* Framubeffer address */`
			`#define WMT_GOVR_FBADDR 0x90`
			`#define WMT_GOVR_FBADDR1 0x94 /* UV offset in YUV mode */`

			`/* Offset of visible window */`
			`#define WMT_GOVR_XPAN 0xa4`
			`#define WMT_GOVR_YPAN 0xa0`

			`#define WMT_GOVR_XRES 0x98`
			`#define WMT_GOVR_XRES_VIRTUAL 0x9c`

			`#define WMT_GOVR_MIF_ENABLE 0x80`
			`#define WMT_GOVR_FHI 0xa8`
			`#define WMT_GOVR_REG_UPDATE 0xe4`

			`/*`
			`* BIT0 GOVRH_DVO_OUTWIDTH`
			`* BIT1 GOVRH_DVO_SYNC_POLAR`
			`* BIT2 GOVRH_DVO_ENABLE`
			`*/`
			`#define WMT_GOVR_DVO_SET 0x148`

			`/* Timing generator? */`
			`#define WMT_GOVR_TG 0x100`

			`/* Timings */`
			`#define WMT_GOVR_TIMING_H_ALL 0x108`
			`#define WMT_GOVR_TIMING_V_ALL 0x10c`
			`#define WMT_GOVR_TIMING_V_START 0x110`
			`#define WMT_GOVR_TIMING_V_END 0x114`
			`#define WMT_GOVR_TIMING_H_START 0x118`
			`#define WMT_GOVR_TIMING_H_END 0x11c`
			`#define WMT_GOVR_TIMING_V_SYNC 0x128`
			`#define WMT_GOVR_TIMING_H_SYNC 0x12c`

			`#endif /* _WM8505FB_REGS_H */`