2022-08-22 18:26:52 +03:00
// SPDX-License-Identifier: GPL-2.0
/*
* Copyright ( C ) 2022 MediaTek Inc .
*/
# include <dt-bindings/clock/mediatek,mt8365-clk.h>
# include <linux/clk-provider.h>
# include <linux/platform_device.h>
# include "clk-gate.h"
# include "clk-mtk.h"
static const struct mtk_gate_regs vdec0_cg_regs = {
. set_ofs = 0x0 ,
. clr_ofs = 0x4 ,
. sta_ofs = 0x0 ,
} ;
static const struct mtk_gate_regs vdec1_cg_regs = {
. set_ofs = 0x8 ,
. clr_ofs = 0xc ,
. sta_ofs = 0x8 ,
} ;
# define GATE_VDEC0(_id, _name, _parent, _shift) \
GATE_MTK ( _id , _name , _parent , & vdec0_cg_regs , _shift , \
& mtk_clk_gate_ops_setclr_inv )
# define GATE_VDEC1(_id, _name, _parent, _shift) \
GATE_MTK ( _id , _name , _parent , & vdec1_cg_regs , _shift , \
& mtk_clk_gate_ops_setclr_inv )
static const struct mtk_gate vdec_clks [ ] = {
/* VDEC0 */
GATE_VDEC0 ( CLK_VDEC_VDEC , " vdec_fvdec_ck " , " mm_sel " , 0 ) ,
/* VDEC1 */
GATE_VDEC1 ( CLK_VDEC_LARB1 , " vdec_flarb1_ck " , " mm_sel " , 0 ) ,
} ;
static const struct mtk_clk_desc vdec_desc = {
. clks = vdec_clks ,
. num_clks = ARRAY_SIZE ( vdec_clks ) ,
} ;
static const struct of_device_id of_match_clk_mt8365_vdec [ ] = {
{
. compatible = " mediatek,mt8365-vdecsys " ,
. data = & vdec_desc ,
} , {
/* sentinel */
}
} ;
2023-03-06 17:05:38 +03:00
MODULE_DEVICE_TABLE ( of , of_match_clk_mt8365_vdec ) ;
2022-08-22 18:26:52 +03:00
static struct platform_driver clk_mt8365_vdec_drv = {
. probe = mtk_clk_simple_probe ,
. remove = mtk_clk_simple_remove ,
. driver = {
. name = " clk-mt8365-vdec " ,
. of_match_table = of_match_clk_mt8365_vdec ,
} ,
} ;
2023-03-06 17:05:25 +03:00
module_platform_driver ( clk_mt8365_vdec_drv ) ;
2022-08-22 18:26:52 +03:00
MODULE_LICENSE ( " GPL " ) ;