2013-09-19 05:11:29 +09:00
/*
* Device Tree Source for the Genmai board
*
2014-05-16 14:10:14 +02:00
* Copyright (C) 2013-14 Renesas Solutions Corp.
* Copyright (C) 2014 Wolfram Sang, Sang Engineering <wsa@sang-engineering.com>
2013-09-19 05:11:29 +09:00
*
* This file is licensed under the terms of the GNU General Public License
* version 2. This program is licensed "as is" without any warranty of any
* kind, whether express or implied.
*/
/dts-v1/;
2013-11-09 13:23:53 +01:00
#include "r7s72100.dtsi"
2017-06-22 16:54:35 +02:00
#include <dt-bindings/gpio/gpio.h>
2017-06-22 16:54:33 +02:00
#include <dt-bindings/pinctrl/r7s72100-pinctrl.h>
2013-09-19 05:11:29 +09:00
/ {
model = "Genmai";
compatible = "renesas,genmai", "renesas,r7s72100";
2014-05-16 14:10:14 +02:00
aliases {
2016-06-14 16:15:21 +02:00
serial0 = &scif2;
2014-05-16 14:10:14 +02:00
};
2013-09-19 05:11:29 +09:00
chosen {
2014-10-03 17:11:35 +02:00
bootargs = "ignore_loglevel rw root=/dev/nfs ip=dhcp";
2016-06-14 16:15:21 +02:00
stdout-path = "serial0:115200n8";
2013-09-19 05:11:29 +09:00
};
2016-05-20 09:10:04 +02:00
memory@8000000 {
2013-09-19 05:11:29 +09:00
device_type = "memory";
reg = <0x08000000 0x08000000>;
};
lbsc {
#address-cells = <1>;
#size-cells = <1>;
};
2017-06-22 16:54:35 +02:00
leds {
status = "okay";
compatible = "gpio-leds";
led1 {
gpios = <&port4 10 GPIO_ACTIVE_LOW>;
};
led2 {
gpios = <&port4 11 GPIO_ACTIVE_LOW>;
};
};
2013-09-19 05:11:29 +09:00
};
2014-05-16 14:10:14 +02:00
2017-06-22 16:54:33 +02:00
&pinctrl {
scif2_pins: serial2 {
/* P3_0 as TxD2; P3_2 as RxD2 */
pinmux = <RZA1_PINMUX(3, 0, 6)>, <RZA1_PINMUX(3, 2, 4)>;
};
2017-06-22 16:54:34 +02:00
i2c2_pins: i2c2 {
/* RIIC2: P1_4 as SCL, P1_5 as SDA */
pinmux = <RZA1_PINMUX(1, 4, 1)>, <RZA1_PINMUX(1, 5, 1)>;
};
2017-06-22 16:54:36 +02:00
ether_pins: ether {
/* Ethernet on Ports 1,2,3,5 */
pinmux = <RZA1_PINMUX(1, 14, 4)>,/* P1_14 = ET_COL */
<RZA1_PINMUX(5, 9, 2)>, /* P5_9 = ET_MDC */
<RZA1_PINMUX(3, 3, 2)>, /* P3_3 = ET_MDIO */
<RZA1_PINMUX(3, 4, 2)>, /* P3_4 = ET_RXCLK */
<RZA1_PINMUX(3, 5, 2)>, /* P3_5 = ET_RXER */
<RZA1_PINMUX(3, 6, 2)>, /* P3_6 = ET_RXDV */
<RZA1_PINMUX(2, 0, 2)>, /* P2_0 = ET_TXCLK */
<RZA1_PINMUX(2, 1, 2)>, /* P2_1 = ET_TXER */
<RZA1_PINMUX(2, 2, 2)>, /* P2_2 = ET_TXEN */
<RZA1_PINMUX(2, 3, 2)>, /* P2_3 = ET_CRS */
<RZA1_PINMUX(2, 4, 2)>, /* P2_4 = ET_TXD0 */
<RZA1_PINMUX(2, 5, 2)>, /* P2_5 = ET_TXD1 */
<RZA1_PINMUX(2, 6, 2)>, /* P2_6 = ET_TXD2 */
<RZA1_PINMUX(2, 7, 2)>, /* P2_7 = ET_TXD3 */
<RZA1_PINMUX(2, 8, 2)>, /* P2_8 = ET_RXD0 */
<RZA1_PINMUX(2, 9, 2)>, /* P2_9 = ET_RXD1 */
<RZA1_PINMUX(2, 10, 2)>,/* P2_10 = ET_RXD2 */
<RZA1_PINMUX(2, 11, 2)>;/* P2_11 = ET_RXD3 */
};
2017-06-22 16:54:33 +02:00
};
2014-05-16 14:10:14 +02:00
&extal_clk {
clock-frequency = <13330000>;
};
&usb_x1_clk {
clock-frequency = <48000000>;
};
2017-04-03 18:03:18 +02:00
&rtc_x1_clk {
clock-frequency = <32768>;
};
2014-07-09 15:12:44 +02:00
&mtu2 {
2014-12-09 12:24:59 +01:00
status = "okay";
2014-07-09 15:12:44 +02:00
};
2017-06-22 16:54:36 +02:00
ðer {
pinctrl-names = "default";
pinctrl-0 = <ðer_pins>;
status = "okay";
renesas,no-ether-link;
phy-handle = <&phy0>;
phy0: ethernet-phy@0 {
reg = <0>;
};
};
2014-05-16 14:10:14 +02:00
&i2c2 {
status = "okay";
clock-frequency = <400000>;
2017-06-22 16:54:34 +02:00
pinctrl-names = "default";
pinctrl-0 = <&i2c2_pins>;
2014-05-16 14:10:14 +02:00
eeprom@50 {
2017-06-15 20:54:08 +02:00
compatible = "renesas,24c128", "atmel,24c128";
2014-05-16 14:10:14 +02:00
reg = <0x50>;
pagesize = <64>;
};
};
2017-04-03 18:03:18 +02:00
&rtc {
status = "okay";
};
2014-05-16 14:10:14 +02:00
&scif2 {
2017-06-22 16:54:33 +02:00
pinctrl-names = "default";
pinctrl-0 = <&scif2_pins>;
2014-05-16 14:10:14 +02:00
status = "okay";
};
2014-07-03 14:02:45 +02:00
&spi4 {
status = "okay";
codec: codec@0 {
compatible = "wlf,wm8978";
reg = <0>;
spi-max-frequency = <5000000>;
};
};