2021-10-26 12:16:40 +01:00
# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
%YAML 1.2
---
$id : "http://devicetree.org/schemas/sound/qcom,q6dsp-lpass-clocks.yaml#"
$schema : "http://devicetree.org/meta-schemas/core.yaml#"
title : Qualcomm DSP LPASS Clock Controller binding
maintainers :
- Srinivas Kandagatla <srinivas.kandagatla@linaro.org>
description : |
This binding describes the Qualcomm DSP Clock Controller
properties :
compatible :
enum :
- qcom,q6afe-clocks
2021-10-26 12:16:45 +01:00
- qcom,q6prm-lpass-clocks
2021-10-26 12:16:40 +01:00
'#clock-cells' :
const : 2
description :
Clock Id is followed by clock coupling attributes.
1 = for no coupled clock
2 = for dividend of the coupled clock
3 = for divisor of the coupled clock
4 = for inverted and no couple clock
required :
- compatible
- "#clock-cells"
additionalProperties : false
examples :
- |
#include <dt-bindings/soc/qcom,apr.h>
#include <dt-bindings/sound/qcom,q6afe.h>
apr {
2022-09-10 11:14:26 +02:00
compatible = "qcom,apr-v2";
qcom,domain = <APR_DOMAIN_ADSP>;
2021-10-26 12:16:40 +01:00
#address-cells = <1>;
#size-cells = <0>;
2022-09-10 11:14:26 +02:00
service@4 {
compatible = "qcom,q6afe";
2021-10-26 12:16:40 +01:00
reg = <APR_SVC_AFE>;
2022-09-10 11:14:26 +02:00
qcom,protection-domain = "avs/audio", "msm/adsp/audio_pd";
2022-09-10 11:14:22 +02:00
clock-controller {
2022-09-10 11:14:26 +02:00
compatible = "qcom,q6afe-clocks";
#clock-cells = <2>;
2021-10-26 12:16:40 +01:00
};
};
2022-09-10 11:14:26 +02:00
};
2021-10-26 12:16:45 +01:00
- |
#include <dt-bindings/soc/qcom,gpr.h>
gpr {
compatible = "qcom,gpr";
qcom,domain = <GPR_DOMAIN_ID_ADSP>;
#address-cells = <1>;
#size-cells = <0>;
2022-09-10 11:14:26 +02:00
2021-10-26 12:16:45 +01:00
service@2 {
reg = <GPR_PRM_MODULE_IID>;
compatible = "qcom,q6prm";
2022-09-10 11:14:22 +02:00
clock-controller {
2022-09-10 11:14:26 +02:00
compatible = "qcom,q6prm-lpass-clocks";
#clock-cells = <2>;
2021-10-26 12:16:45 +01:00
};
};
2022-09-10 11:14:26 +02:00
};