2011-11-06 13:54:56 +09:00
/* linux/arch/arm/mach-exynos/include/mach/map.h
2011-02-14 16:33:10 +09:00
*
* Copyright ( c ) 2010 - 2011 Samsung Electronics Co . , Ltd .
* http : //www.samsung.com/
*
* EXYNOS4 - Memory map definitions
*
* This program is free software ; you can redistribute it and / or modify
* it under the terms of the GNU General Public License version 2 as
* published by the Free Software Foundation .
*/
# ifndef __ASM_ARCH_MAP_H
# define __ASM_ARCH_MAP_H __FILE__
# include <plat/map-base.h>
/*
* EXYNOS4 UART offset is 0x10000 but the older S5P SoCs are 0x400 .
* So need to define it , and here is to avoid redefinition warning .
*/
# define S3C_UART_OFFSET (0x10000)
# include <plat/map-s5p.h>
2011-08-20 13:41:21 +09:00
# define EXYNOS4_PA_SYSRAM0 0x02025000
# define EXYNOS4_PA_SYSRAM1 0x02020000
2012-02-11 22:15:45 +09:00
# define EXYNOS5_PA_SYSRAM 0x02020000
2012-12-11 13:58:43 +09:00
# define EXYNOS4210_PA_SYSRAM_NS 0x0203F000
# define EXYNOS4x12_PA_SYSRAM_NS 0x0204F000
# define EXYNOS5250_PA_SYSRAM_NS 0x0204F000
2011-02-14 16:33:10 +09:00
2012-02-11 22:15:45 +09:00
# define EXYNOS_PA_CHIPID 0x10000000
2011-02-14 16:33:10 +09:00
# define EXYNOS4_PA_SYSCON 0x10010000
2012-02-11 22:15:45 +09:00
# define EXYNOS5_PA_SYSCON 0x10050100
2011-02-14 16:33:10 +09:00
# define EXYNOS4_PA_PMU 0x10020000
2012-02-11 22:15:45 +09:00
# define EXYNOS5_PA_PMU 0x10040000
2011-02-14 16:33:10 +09:00
# define EXYNOS4_PA_CMU 0x10030000
2012-02-11 22:15:45 +09:00
# define EXYNOS5_PA_CMU 0x10010000
2011-02-14 16:33:10 +09:00
2011-03-11 10:39:35 +09:00
# define EXYNOS4_PA_SYSTIMER 0x10050000
2012-02-11 22:15:45 +09:00
2011-02-14 16:33:10 +09:00
# define EXYNOS4_PA_WATCHDOG 0x10060000
2012-02-11 22:15:45 +09:00
# define EXYNOS5_PA_WATCHDOG 0x101D0000
2011-02-14 16:33:10 +09:00
# define EXYNOS4_PA_DMC0 0x10400000
2011-12-01 15:12:30 +09:00
# define EXYNOS4_PA_DMC1 0x10410000
2011-02-14 16:33:10 +09:00
2011-07-16 10:48:47 +09:00
# define EXYNOS4_PA_COMBINER 0x10440000
2012-02-11 22:15:45 +09:00
# define EXYNOS5_PA_COMBINER 0x10440000
2011-07-16 10:48:47 +09:00
# define EXYNOS4_PA_GIC_CPU 0x10480000
# define EXYNOS4_PA_GIC_DIST 0x10490000
2012-04-24 14:31:11 -07:00
# define EXYNOS5_PA_GIC_CPU 0x10482000
# define EXYNOS5_PA_GIC_DIST 0x10481000
2011-02-14 16:33:10 +09:00
# define EXYNOS4_PA_COREPERI 0x10500000
# define EXYNOS4_PA_L2CC 0x10502000
# define EXYNOS4_PA_SROMC 0x12570000
2012-02-11 22:15:45 +09:00
# define EXYNOS5_PA_SROMC 0x12250000
2011-02-14 16:33:10 +09:00
2011-04-08 13:22:10 +09:00
# define EXYNOS4_PA_HSPHY 0x125B0000
2011-04-08 13:22:09 +09:00
2011-02-14 16:33:10 +09:00
# define EXYNOS4_PA_UART 0x13800000
2012-02-11 22:15:45 +09:00
# define EXYNOS5_PA_UART 0x12C00000
2011-02-14 16:33:10 +09:00
# define EXYNOS4_PA_TIMER 0x139D0000
2012-02-11 22:15:45 +09:00
# define EXYNOS5_PA_TIMER 0x12DD0000
2011-02-14 16:33:10 +09:00
2011-11-06 13:54:56 +09:00
/* Compatibility UART */
2012-11-15 15:48:56 +09:00
# define EXYNOS5440_PA_UART0 0x000B0000
2012-02-10 11:57:53 +09:00
# define S3C_VA_UARTx(x) (S3C_VA_UART + ((x) * S3C_UART_OFFSET))
2011-02-14 16:33:10 +09:00
# endif /* __ASM_ARCH_MAP_H */