2018-03-16 16:14:11 +01:00
/* SPDX-License-Identifier: GPL-2.0+ */
2006-11-30 16:23:18 +01:00
/*
2011-07-15 01:52:05 +02:00
* drivers / watchdog / at91sam9_wdt . h
2006-11-30 16:23:18 +01:00
*
2008-09-18 21:44:20 +01:00
* Copyright ( C ) 2007 Andrew Victor
* Copyright ( C ) 2007 Atmel Corporation .
*
2006-11-30 16:23:18 +01:00
* Watchdog Timer ( WDT ) - System peripherals regsters .
* Based on AT91SAM9261 datasheet revision D .
*
*/
# ifndef AT91_WDT_H
# define AT91_WDT_H
2011-11-02 01:43:31 +08:00
# define AT91_WDT_CR 0x00 /* Watchdog Control Register */
2006-11-30 16:23:18 +01:00
# define AT91_WDT_WDRSTT (1 << 0) /* Restart */
2007-05-31 10:16:00 +01:00
# define AT91_WDT_KEY (0xa5 << 24) /* KEY Password */
2006-11-30 16:23:18 +01:00
2011-11-02 01:43:31 +08:00
# define AT91_WDT_MR 0x04 /* Watchdog Mode Register */
2006-11-30 16:23:18 +01:00
# define AT91_WDT_WDV (0xfff << 0) /* Counter Value */
2015-08-06 18:16:46 +08:00
# define AT91_WDT_SET_WDV(x) ((x) & AT91_WDT_WDV)
2006-11-30 16:23:18 +01:00
# define AT91_WDT_WDFIEN (1 << 12) /* Fault Interrupt Enable */
# define AT91_WDT_WDRSTEN (1 << 13) /* Reset Processor */
# define AT91_WDT_WDRPROC (1 << 14) /* Timer Restart */
# define AT91_WDT_WDDIS (1 << 15) /* Watchdog Disable */
# define AT91_WDT_WDD (0xfff << 16) /* Delta Value */
2015-08-06 18:16:46 +08:00
# define AT91_WDT_SET_WDD(x) (((x) << 16) & AT91_WDT_WDD)
2006-11-30 16:23:18 +01:00
# define AT91_WDT_WDDBGHLT (1 << 28) /* Debug Halt */
# define AT91_WDT_WDIDLEHLT (1 << 29) /* Idle Halt */
2011-11-02 01:43:31 +08:00
# define AT91_WDT_SR 0x08 /* Watchdog Status Register */
2006-11-30 16:23:18 +01:00
# define AT91_WDT_WDUNF (1 << 0) /* Watchdog Underflow */
# define AT91_WDT_WDERR (1 << 1) /* Watchdog Error */
# endif