2019-06-03 08:44:50 +03:00
// SPDX-License-Identifier: GPL-2.0-only
2012-12-17 16:27:42 +04:00
/*
2013-02-06 15:29:35 +04:00
* Fault injection for both 32 and 64 bit guests .
2012-12-17 16:27:42 +04:00
*
* Copyright ( C ) 2012 , 2013 - ARM Ltd
* Author : Marc Zyngier < marc . zyngier @ arm . com >
*
* Based on arch / arm / kvm / emulate . c
* Copyright ( C ) 2012 - Virtual Open Systems and Columbia University
* Author : Christoffer Dall < c . dall @ virtualopensystems . com >
*/
# include <linux/kvm_host.h>
# include <asm/kvm_emulate.h>
# include <asm/esr.h>
static void inject_abt64 ( struct kvm_vcpu * vcpu , bool is_iabt , unsigned long addr )
{
unsigned long cpsr = * vcpu_cpsr ( vcpu ) ;
2016-07-22 17:38:46 +03:00
bool is_aarch32 = vcpu_mode_is_32bit ( vcpu ) ;
2022-04-25 14:44:43 +03:00
u64 esr = 0 ;
2012-12-17 16:27:42 +04:00
2022-05-28 14:38:18 +03:00
kvm_pend_exception ( vcpu , EXCEPT_AA64_EL1_SYNC ) ;
2012-12-17 16:27:42 +04:00
2016-03-16 17:38:53 +03:00
vcpu_write_sys_reg ( vcpu , addr , FAR_EL1 ) ;
2012-12-17 16:27:42 +04:00
/*
* Build an { i , d } abort , depending on the level and the
* instruction set . Report an external synchronous abort .
*/
if ( kvm_vcpu_trap_il_is32bit ( vcpu ) )
2014-11-24 16:59:30 +03:00
esr | = ESR_ELx_IL ;
2012-12-17 16:27:42 +04:00
/*
* Here , the guest runs in AArch64 mode when in EL1 . If we get
* an AArch32 fault , it means we managed to trap an EL0 fault .
*/
if ( is_aarch32 | | ( cpsr & PSR_MODE_MASK ) = = PSR_MODE_EL0t )
2014-11-24 16:59:30 +03:00
esr | = ( ESR_ELx_EC_IABT_LOW < < ESR_ELx_EC_SHIFT ) ;
2012-12-17 16:27:42 +04:00
else
2014-11-24 16:59:30 +03:00
esr | = ( ESR_ELx_EC_IABT_CUR < < ESR_ELx_EC_SHIFT ) ;
2012-12-17 16:27:42 +04:00
if ( ! is_iabt )
2016-05-16 15:54:56 +03:00
esr | = ESR_ELx_EC_DABT_LOW < < ESR_ELx_EC_SHIFT ;
2012-12-17 16:27:42 +04:00
2016-03-16 17:38:53 +03:00
vcpu_write_sys_reg ( vcpu , esr | ESR_ELx_FSC_EXTABT , ESR_EL1 ) ;
2012-12-17 16:27:42 +04:00
}
static void inject_undef64 ( struct kvm_vcpu * vcpu )
{
2022-04-25 14:44:43 +03:00
u64 esr = ( ESR_ELx_EC_UNKNOWN < < ESR_ELx_EC_SHIFT ) ;
2012-12-17 16:27:42 +04:00
2022-05-28 14:38:18 +03:00
kvm_pend_exception ( vcpu , EXCEPT_AA64_EL1_SYNC ) ;
2012-12-17 16:27:42 +04:00
/*
* Build an unknown exception , depending on the instruction
* set .
*/
if ( kvm_vcpu_trap_il_is32bit ( vcpu ) )
2014-11-24 16:59:30 +03:00
esr | = ESR_ELx_IL ;
2012-12-17 16:27:42 +04:00
2016-03-16 17:38:53 +03:00
vcpu_write_sys_reg ( vcpu , esr , ESR_EL1 ) ;
2012-12-17 16:27:42 +04:00
}
2020-10-15 11:45:24 +03:00
# define DFSR_FSC_EXTABT_LPAE 0x10
# define DFSR_FSC_EXTABT_nLPAE 0x08
# define DFSR_LPAE BIT(9)
2020-10-28 01:23:28 +03:00
# define TTBCR_EAE BIT(31)
2020-10-15 11:45:24 +03:00
static void inject_undef32 ( struct kvm_vcpu * vcpu )
{
2022-05-28 14:38:18 +03:00
kvm_pend_exception ( vcpu , EXCEPT_AA32_UND ) ;
2020-10-15 11:45:24 +03:00
}
/*
* Modelled after TakeDataAbortException ( ) and TakePrefetchAbortException
* pseudocode .
*/
2020-10-28 01:23:28 +03:00
static void inject_abt32 ( struct kvm_vcpu * vcpu , bool is_pabt , u32 addr )
2020-10-15 11:45:24 +03:00
{
2020-10-28 01:23:28 +03:00
u64 far ;
u32 fsr ;
/* Give the guest an IMPLEMENTATION DEFINED exception */
if ( vcpu_read_sys_reg ( vcpu , TCR_EL1 ) & TTBCR_EAE ) {
fsr = DFSR_LPAE | DFSR_FSC_EXTABT_LPAE ;
} else {
/* no need to shuffle FS[4] into DFSR[10] as its 0 */
fsr = DFSR_FSC_EXTABT_nLPAE ;
}
2020-10-15 11:45:24 +03:00
2020-10-28 01:23:28 +03:00
far = vcpu_read_sys_reg ( vcpu , FAR_EL1 ) ;
2020-10-15 11:45:24 +03:00
if ( is_pabt ) {
2022-05-28 14:38:18 +03:00
kvm_pend_exception ( vcpu , EXCEPT_AA32_IABT ) ;
2020-10-28 01:23:28 +03:00
far & = GENMASK ( 31 , 0 ) ;
far | = ( u64 ) addr < < 32 ;
vcpu_write_sys_reg ( vcpu , fsr , IFSR32_EL2 ) ;
2020-10-15 11:45:24 +03:00
} else { /* !iabt */
2022-05-28 14:38:18 +03:00
kvm_pend_exception ( vcpu , EXCEPT_AA32_DABT ) ;
2020-10-28 01:23:28 +03:00
far & = GENMASK ( 63 , 32 ) ;
far | = addr ;
vcpu_write_sys_reg ( vcpu , fsr , ESR_EL1 ) ;
2020-10-15 11:45:24 +03:00
}
2020-10-28 01:23:28 +03:00
vcpu_write_sys_reg ( vcpu , far , FAR_EL1 ) ;
2020-10-15 11:45:24 +03:00
}
2012-12-17 16:27:42 +04:00
/**
* kvm_inject_dabt - inject a data abort into the guest
2019-10-11 14:07:06 +03:00
* @ vcpu : The VCPU to receive the data abort
2012-12-17 16:27:42 +04:00
* @ addr : The address to report in the DFAR
*
* It is assumed that this code is called from the VCPU thread and that the
* VCPU therefore is not currently executing guest code .
*/
void kvm_inject_dabt ( struct kvm_vcpu * vcpu , unsigned long addr )
{
2017-12-14 00:56:48 +03:00
if ( vcpu_el1_is_32bit ( vcpu ) )
2020-10-15 11:45:24 +03:00
inject_abt32 ( vcpu , false , addr ) ;
2015-08-27 18:10:01 +03:00
else
inject_abt64 ( vcpu , false , addr ) ;
2012-12-17 16:27:42 +04:00
}
/**
* kvm_inject_pabt - inject a prefetch abort into the guest
2019-10-11 14:07:06 +03:00
* @ vcpu : The VCPU to receive the prefetch abort
2012-12-17 16:27:42 +04:00
* @ addr : The address to report in the DFAR
*
* It is assumed that this code is called from the VCPU thread and that the
* VCPU therefore is not currently executing guest code .
*/
void kvm_inject_pabt ( struct kvm_vcpu * vcpu , unsigned long addr )
{
2017-12-14 00:56:48 +03:00
if ( vcpu_el1_is_32bit ( vcpu ) )
2020-10-15 11:45:24 +03:00
inject_abt32 ( vcpu , true , addr ) ;
2015-08-27 18:10:01 +03:00
else
inject_abt64 ( vcpu , true , addr ) ;
2012-12-17 16:27:42 +04:00
}
2022-04-21 17:38:10 +03:00
void kvm_inject_size_fault ( struct kvm_vcpu * vcpu )
{
unsigned long addr , esr ;
addr = kvm_vcpu_get_fault_ipa ( vcpu ) ;
addr | = kvm_vcpu_get_hfar ( vcpu ) & GENMASK ( 11 , 0 ) ;
if ( kvm_vcpu_trap_is_iabt ( vcpu ) )
kvm_inject_pabt ( vcpu , addr ) ;
else
kvm_inject_dabt ( vcpu , addr ) ;
/*
* If AArch64 or LPAE , set FSC to 0 to indicate an Address
* Size Fault at level 0 , as if exceeding PARange .
*
* Non - LPAE guests will only get the external abort , as there
* is no way to to describe the ASF .
*/
if ( vcpu_el1_is_32bit ( vcpu ) & &
! ( vcpu_read_sys_reg ( vcpu , TCR_EL1 ) & TTBCR_EAE ) )
return ;
esr = vcpu_read_sys_reg ( vcpu , ESR_EL1 ) ;
esr & = ~ GENMASK_ULL ( 5 , 0 ) ;
vcpu_write_sys_reg ( vcpu , esr , ESR_EL1 ) ;
}
2012-12-17 16:27:42 +04:00
/**
* kvm_inject_undefined - inject an undefined instruction into the guest
2020-09-15 10:21:52 +03:00
* @ vcpu : The vCPU in which to inject the exception
2012-12-17 16:27:42 +04:00
*
* It is assumed that this code is called from the VCPU thread and that the
* VCPU therefore is not currently executing guest code .
*/
void kvm_inject_undefined ( struct kvm_vcpu * vcpu )
{
2017-12-14 00:56:48 +03:00
if ( vcpu_el1_is_32bit ( vcpu ) )
2020-10-15 11:45:24 +03:00
inject_undef32 ( vcpu ) ;
2015-08-27 18:10:01 +03:00
else
inject_undef64 ( vcpu ) ;
2012-12-17 16:27:42 +04:00
}
2016-09-06 16:02:01 +03:00
2018-07-19 18:24:22 +03:00
void kvm_set_sei_esr ( struct kvm_vcpu * vcpu , u64 esr )
2018-01-15 22:39:01 +03:00
{
2018-07-19 18:24:22 +03:00
vcpu_set_vsesr ( vcpu , esr & ESR_ELx_ISS_MASK ) ;
2017-08-03 13:09:05 +03:00
* vcpu_hcr ( vcpu ) | = HCR_VSE ;
2018-01-15 22:39:01 +03:00
}
2016-09-06 16:02:01 +03:00
/**
* kvm_inject_vabt - inject an async abort / SError into the guest
* @ vcpu : The VCPU to receive the exception
*
* It is assumed that this code is called from the VCPU thread and that the
* VCPU therefore is not currently executing guest code .
2018-01-15 22:39:01 +03:00
*
* Systems with the RAS Extensions specify an imp - def ESR ( ISV / IDS = 1 ) with
* the remaining ISS all - zeros so that this error is not interpreted as an
* uncategorized RAS error . Without the RAS Extensions we can ' t specify an ESR
* value , so the CPU generates an imp - def value .
2016-09-06 16:02:01 +03:00
*/
void kvm_inject_vabt ( struct kvm_vcpu * vcpu )
{
2018-07-19 18:24:22 +03:00
kvm_set_sei_esr ( vcpu , ESR_ELx_ISV ) ;
2016-09-06 16:02:01 +03:00
}