2010-07-17 15:08:43 +04:00
/*
* Copyright ( C ) 2009 - 2010 , Lars - Peter Clausen < lars @ metafoo . de >
* JZ4740 platform IRQ support
*
* This program is free software ; you can redistribute it and / or modify it
2013-01-22 15:59:30 +04:00
* under the terms of the GNU General Public License as published by the
2010-07-17 15:08:43 +04:00
* Free Software Foundation ; either version 2 of the License , or ( at your
* option ) any later version .
*
* You should have received a copy of the GNU General Public License along
* with this program ; if not , write to the Free Software Foundation , Inc . ,
* 675 Mass Ave , Cambridge , MA 0213 9 , USA .
*
*/
# include <linux/errno.h>
# include <linux/init.h>
# include <linux/types.h>
# include <linux/interrupt.h>
# include <linux/ioport.h>
2015-05-24 18:11:21 +03:00
# include <linux/of_irq.h>
2010-07-17 15:08:43 +04:00
# include <linux/timex.h>
# include <linux/slab.h>
# include <linux/delay.h>
# include <linux/debugfs.h>
# include <linux/seq_file.h>
# include <asm/io.h>
# include <asm/mach-jz4740/base.h>
2014-12-18 05:39:01 +03:00
# include <asm/mach-jz4740/irq.h>
# include "irq.h"
2010-07-17 15:08:43 +04:00
2015-05-24 18:11:21 +03:00
# include "../../drivers/irqchip/irqchip.h"
2010-07-17 15:08:43 +04:00
static void __iomem * jz_intc_base ;
# define JZ_REG_INTC_STATUS 0x00
# define JZ_REG_INTC_MASK 0x04
# define JZ_REG_INTC_SET_MASK 0x08
# define JZ_REG_INTC_CLEAR_MASK 0x0c
# define JZ_REG_INTC_PENDING 0x10
2011-09-24 04:29:46 +04:00
static irqreturn_t jz4740_cascade ( int irq , void * data )
2010-07-17 15:08:43 +04:00
{
2011-09-24 04:29:46 +04:00
uint32_t irq_reg ;
2010-07-17 15:08:43 +04:00
2011-09-24 04:29:46 +04:00
irq_reg = readl ( jz_intc_base + JZ_REG_INTC_PENDING ) ;
2010-07-17 15:08:43 +04:00
2011-09-24 04:29:46 +04:00
if ( irq_reg )
generic_handle_irq ( __fls ( irq_reg ) + JZ4740_IRQ_BASE ) ;
return IRQ_HANDLED ;
2011-03-24 00:08:53 +03:00
}
2011-09-24 04:29:46 +04:00
static void jz4740_irq_set_mask ( struct irq_chip_generic * gc , uint32_t mask )
2010-07-17 15:08:43 +04:00
{
2011-09-24 04:29:46 +04:00
struct irq_chip_regs * regs = & gc - > chip_types - > regs ;
2010-07-17 15:08:43 +04:00
2011-09-24 04:29:46 +04:00
writel ( mask , gc - > reg_base + regs - > enable ) ;
writel ( ~ mask , gc - > reg_base + regs - > disable ) ;
2010-07-17 15:08:43 +04:00
}
2011-09-24 04:29:46 +04:00
void jz4740_irq_suspend ( struct irq_data * data )
2010-07-17 15:08:43 +04:00
{
2011-09-24 04:29:46 +04:00
struct irq_chip_generic * gc = irq_data_get_irq_chip_data ( data ) ;
jz4740_irq_set_mask ( gc , gc - > wake_active ) ;
}
2010-07-17 15:08:43 +04:00
2011-09-24 04:29:46 +04:00
void jz4740_irq_resume ( struct irq_data * data )
{
struct irq_chip_generic * gc = irq_data_get_irq_chip_data ( data ) ;
jz4740_irq_set_mask ( gc , gc - > mask_cache ) ;
2010-07-17 15:08:43 +04:00
}
static struct irqaction jz4740_cascade_action = {
. handler = jz4740_cascade ,
. name = " JZ4740 cascade interrupt " ,
} ;
2015-05-24 18:11:21 +03:00
static int __init jz4740_intc_of_init ( struct device_node * node ,
struct device_node * parent )
2010-07-17 15:08:43 +04:00
{
2011-09-24 04:29:46 +04:00
struct irq_chip_generic * gc ;
struct irq_chip_type * ct ;
2015-05-24 18:11:22 +03:00
int parent_irq ;
parent_irq = irq_of_parse_and_map ( node , 0 ) ;
if ( ! parent_irq )
return - EINVAL ;
2011-09-24 04:29:46 +04:00
2010-07-17 15:08:43 +04:00
jz_intc_base = ioremap ( JZ4740_INTC_BASE_ADDR , 0x14 ) ;
2011-03-24 00:08:53 +03:00
/* Mask all irqs */
writel ( 0xffffffff , jz_intc_base + JZ_REG_INTC_SET_MASK ) ;
2011-09-24 04:29:46 +04:00
gc = irq_alloc_generic_chip ( " INTC " , 1 , JZ4740_IRQ_BASE , jz_intc_base ,
handle_level_irq ) ;
gc - > wake_enabled = IRQ_MSK ( 32 ) ;
ct = gc - > chip_types ;
ct - > regs . enable = JZ_REG_INTC_CLEAR_MASK ;
ct - > regs . disable = JZ_REG_INTC_SET_MASK ;
ct - > chip . irq_unmask = irq_gc_unmask_enable_reg ;
ct - > chip . irq_mask = irq_gc_mask_disable_reg ;
ct - > chip . irq_mask_ack = irq_gc_mask_disable_reg ;
ct - > chip . irq_set_wake = irq_gc_set_wake ;
ct - > chip . irq_suspend = jz4740_irq_suspend ;
ct - > chip . irq_resume = jz4740_irq_resume ;
irq_setup_generic_chip ( gc , IRQ_MSK ( 32 ) , 0 , 0 , IRQ_NOPROBE | IRQ_LEVEL ) ;
2010-07-17 15:08:43 +04:00
2015-05-24 18:11:22 +03:00
setup_irq ( parent_irq , & jz4740_cascade_action ) ;
2015-05-24 18:11:21 +03:00
return 0 ;
2010-07-17 15:08:43 +04:00
}
2015-05-24 18:11:21 +03:00
IRQCHIP_DECLARE ( jz4740_intc , " ingenic,jz4740-intc " , jz4740_intc_of_init ) ;
2010-07-17 15:08:43 +04:00
# ifdef CONFIG_DEBUG_FS
static inline void intc_seq_reg ( struct seq_file * s , const char * name ,
unsigned int reg )
{
seq_printf ( s , " %s: \t \t %08x \n " , name , readl ( jz_intc_base + reg ) ) ;
}
static int intc_regs_show ( struct seq_file * s , void * unused )
{
intc_seq_reg ( s , " Status " , JZ_REG_INTC_STATUS ) ;
intc_seq_reg ( s , " Mask " , JZ_REG_INTC_MASK ) ;
intc_seq_reg ( s , " Pending " , JZ_REG_INTC_PENDING ) ;
return 0 ;
}
static int intc_regs_open ( struct inode * inode , struct file * file )
{
return single_open ( file , intc_regs_show , NULL ) ;
}
static const struct file_operations intc_regs_operations = {
. open = intc_regs_open ,
. read = seq_read ,
. llseek = seq_lseek ,
. release = single_release ,
} ;
static int __init intc_debugfs_init ( void )
{
( void ) debugfs_create_file ( " jz_regs_intc " , S_IFREG | S_IRUGO ,
NULL , NULL , & intc_regs_operations ) ;
return 0 ;
}
subsys_initcall ( intc_debugfs_init ) ;
# endif