2013-01-20 22:03:46 +01:00
/*
* This program is free software ; you can redistribute it and / or modify it
* under the terms of the GNU General Public License version 2 as published
* by the Free Software Foundation .
*
* Parts of this file are based on Ralink ' s 2.6 .21 BSP
*
* Copyright ( C ) 2008 - 2011 Gabor Juhos < juhosg @ openwrt . org >
* Copyright ( C ) 2008 Imre Kaloz < kaloz @ openwrt . org >
* Copyright ( C ) 2013 John Crispin < blogic @ openwrt . org >
*/
# include <linux/kernel.h>
# include <linux/init.h>
# include <linux/module.h>
# include <asm/mipsregs.h>
# include <asm/mach-ralink/ralink_regs.h>
# include <asm/mach-ralink/rt305x.h>
2014-10-09 04:02:53 +02:00
# include <asm/mach-ralink/pinmux.h>
2013-01-20 22:03:46 +01:00
# include "common.h"
2014-10-09 04:02:53 +02:00
static struct rt2880_pmx_func i2c_func [ ] = { FUNC ( " i2c " , 0 , 1 , 2 ) } ;
static struct rt2880_pmx_func spi_func [ ] = { FUNC ( " spi " , 0 , 3 , 4 ) } ;
static struct rt2880_pmx_func uartf_func [ ] = {
FUNC ( " uartf " , RT305X_GPIO_MODE_UARTF , 7 , 8 ) ,
FUNC ( " pcm uartf " , RT305X_GPIO_MODE_PCM_UARTF , 7 , 8 ) ,
FUNC ( " pcm i2s " , RT305X_GPIO_MODE_PCM_I2S , 7 , 8 ) ,
FUNC ( " i2s uartf " , RT305X_GPIO_MODE_I2S_UARTF , 7 , 8 ) ,
FUNC ( " pcm gpio " , RT305X_GPIO_MODE_PCM_GPIO , 11 , 4 ) ,
FUNC ( " gpio uartf " , RT305X_GPIO_MODE_GPIO_UARTF , 7 , 4 ) ,
FUNC ( " gpio i2s " , RT305X_GPIO_MODE_GPIO_I2S , 7 , 4 ) ,
} ;
static struct rt2880_pmx_func uartlite_func [ ] = { FUNC ( " uartlite " , 0 , 15 , 2 ) } ;
static struct rt2880_pmx_func jtag_func [ ] = { FUNC ( " jtag " , 0 , 17 , 5 ) } ;
static struct rt2880_pmx_func mdio_func [ ] = { FUNC ( " mdio " , 0 , 22 , 2 ) } ;
static struct rt2880_pmx_func rt5350_led_func [ ] = { FUNC ( " led " , 0 , 22 , 5 ) } ;
static struct rt2880_pmx_func rt5350_cs1_func [ ] = {
FUNC ( " spi_cs1 " , 0 , 27 , 1 ) ,
FUNC ( " wdg_cs1 " , 1 , 27 , 1 ) ,
} ;
static struct rt2880_pmx_func sdram_func [ ] = { FUNC ( " sdram " , 0 , 24 , 16 ) } ;
static struct rt2880_pmx_func rt3352_rgmii_func [ ] = {
FUNC ( " rgmii " , 0 , 24 , 12 )
} ;
static struct rt2880_pmx_func rgmii_func [ ] = { FUNC ( " rgmii " , 0 , 40 , 12 ) } ;
static struct rt2880_pmx_func rt3352_lna_func [ ] = { FUNC ( " lna " , 0 , 36 , 2 ) } ;
static struct rt2880_pmx_func rt3352_pa_func [ ] = { FUNC ( " pa " , 0 , 38 , 2 ) } ;
static struct rt2880_pmx_func rt3352_led_func [ ] = { FUNC ( " led " , 0 , 40 , 5 ) } ;
static struct rt2880_pmx_group rt3050_pinmux_data [ ] = {
GRP ( " i2c " , i2c_func , 1 , RT305X_GPIO_MODE_I2C ) ,
GRP ( " spi " , spi_func , 1 , RT305X_GPIO_MODE_SPI ) ,
GRP ( " uartf " , uartf_func , RT305X_GPIO_MODE_UART0_MASK ,
RT305X_GPIO_MODE_UART0_SHIFT ) ,
GRP ( " uartlite " , uartlite_func , 1 , RT305X_GPIO_MODE_UART1 ) ,
GRP ( " jtag " , jtag_func , 1 , RT305X_GPIO_MODE_JTAG ) ,
GRP ( " mdio " , mdio_func , 1 , RT305X_GPIO_MODE_MDIO ) ,
GRP ( " rgmii " , rgmii_func , 1 , RT305X_GPIO_MODE_RGMII ) ,
GRP ( " sdram " , sdram_func , 1 , RT305X_GPIO_MODE_SDRAM ) ,
{ 0 }
2013-01-20 22:03:46 +01:00
} ;
2014-10-09 04:02:53 +02:00
static struct rt2880_pmx_group rt3352_pinmux_data [ ] = {
GRP ( " i2c " , i2c_func , 1 , RT305X_GPIO_MODE_I2C ) ,
GRP ( " spi " , spi_func , 1 , RT305X_GPIO_MODE_SPI ) ,
GRP ( " uartf " , uartf_func , RT305X_GPIO_MODE_UART0_MASK ,
RT305X_GPIO_MODE_UART0_SHIFT ) ,
GRP ( " uartlite " , uartlite_func , 1 , RT305X_GPIO_MODE_UART1 ) ,
GRP ( " jtag " , jtag_func , 1 , RT305X_GPIO_MODE_JTAG ) ,
GRP ( " mdio " , mdio_func , 1 , RT305X_GPIO_MODE_MDIO ) ,
GRP ( " rgmii " , rt3352_rgmii_func , 1 , RT305X_GPIO_MODE_RGMII ) ,
GRP ( " lna " , rt3352_lna_func , 1 , RT3352_GPIO_MODE_LNA ) ,
GRP ( " pa " , rt3352_pa_func , 1 , RT3352_GPIO_MODE_PA ) ,
GRP ( " led " , rt3352_led_func , 1 , RT5350_GPIO_MODE_PHY_LED ) ,
{ 0 }
} ;
static struct rt2880_pmx_group rt5350_pinmux_data [ ] = {
GRP ( " i2c " , i2c_func , 1 , RT305X_GPIO_MODE_I2C ) ,
GRP ( " spi " , spi_func , 1 , RT305X_GPIO_MODE_SPI ) ,
GRP ( " uartf " , uartf_func , RT305X_GPIO_MODE_UART0_MASK ,
RT305X_GPIO_MODE_UART0_SHIFT ) ,
GRP ( " uartlite " , uartlite_func , 1 , RT305X_GPIO_MODE_UART1 ) ,
GRP ( " jtag " , jtag_func , 1 , RT305X_GPIO_MODE_JTAG ) ,
GRP ( " led " , rt5350_led_func , 1 , RT5350_GPIO_MODE_PHY_LED ) ,
GRP ( " spi_cs1 " , rt5350_cs1_func , 2 , RT5350_GPIO_MODE_SPI_CS1 ) ,
{ 0 }
2013-01-20 22:03:46 +01:00
} ;
2013-04-12 22:16:12 +02:00
static void rt305x_wdt_reset ( void )
2013-01-20 22:03:46 +01:00
{
u32 t ;
/* enable WDT reset output on pin SRAM_CS_N */
t = rt_sysc_r32 ( SYSC_REG_SYSTEM_CONFIG ) ;
t | = RT305X_SYSCFG_SRAM_CS0_MODE_WDT < <
RT305X_SYSCFG_SRAM_CS0_MODE_SHIFT ;
rt_sysc_w32 ( t , SYSC_REG_SYSTEM_CONFIG ) ;
}
2013-04-13 15:13:40 +02:00
static unsigned long rt5350_get_mem_size ( void )
{
void __iomem * sysc = ( void __iomem * ) KSEG1ADDR ( RT305X_SYSC_BASE ) ;
unsigned long ret ;
u32 t ;
t = __raw_readl ( sysc + SYSC_REG_SYSTEM_CONFIG ) ;
t = ( t > > RT5350_SYSCFG0_DRAM_SIZE_SHIFT ) &
RT5350_SYSCFG0_DRAM_SIZE_MASK ;
switch ( t ) {
case RT5350_SYSCFG0_DRAM_SIZE_2M :
ret = 2 ;
break ;
case RT5350_SYSCFG0_DRAM_SIZE_8M :
ret = 8 ;
break ;
case RT5350_SYSCFG0_DRAM_SIZE_16M :
ret = 16 ;
break ;
case RT5350_SYSCFG0_DRAM_SIZE_32M :
ret = 32 ;
break ;
case RT5350_SYSCFG0_DRAM_SIZE_64M :
ret = 64 ;
break ;
default :
panic ( " rt5350: invalid DRAM size: %u " , t ) ;
break ;
}
return ret ;
}
2013-01-20 22:03:46 +01:00
void __init ralink_clk_init ( void )
{
unsigned long cpu_rate , sys_rate , wdt_rate , uart_rate ;
2013-03-22 19:25:59 +01:00
unsigned long wmac_rate = 40000000 ;
2013-01-20 22:03:46 +01:00
u32 t = rt_sysc_r32 ( SYSC_REG_SYSTEM_CONFIG ) ;
if ( soc_is_rt305x ( ) | | soc_is_rt3350 ( ) ) {
t = ( t > > RT305X_SYSCFG_CPUCLK_SHIFT ) &
RT305X_SYSCFG_CPUCLK_MASK ;
switch ( t ) {
case RT305X_SYSCFG_CPUCLK_LOW :
cpu_rate = 320000000 ;
break ;
case RT305X_SYSCFG_CPUCLK_HIGH :
cpu_rate = 384000000 ;
break ;
}
sys_rate = uart_rate = wdt_rate = cpu_rate / 3 ;
} else if ( soc_is_rt3352 ( ) ) {
t = ( t > > RT3352_SYSCFG0_CPUCLK_SHIFT ) &
RT3352_SYSCFG0_CPUCLK_MASK ;
switch ( t ) {
case RT3352_SYSCFG0_CPUCLK_LOW :
cpu_rate = 384000000 ;
break ;
case RT3352_SYSCFG0_CPUCLK_HIGH :
cpu_rate = 400000000 ;
break ;
}
sys_rate = wdt_rate = cpu_rate / 3 ;
uart_rate = 40000000 ;
} else if ( soc_is_rt5350 ( ) ) {
t = ( t > > RT5350_SYSCFG0_CPUCLK_SHIFT ) &
RT5350_SYSCFG0_CPUCLK_MASK ;
switch ( t ) {
case RT5350_SYSCFG0_CPUCLK_360 :
cpu_rate = 360000000 ;
sys_rate = cpu_rate / 3 ;
break ;
case RT5350_SYSCFG0_CPUCLK_320 :
cpu_rate = 320000000 ;
sys_rate = cpu_rate / 4 ;
break ;
case RT5350_SYSCFG0_CPUCLK_300 :
cpu_rate = 300000000 ;
sys_rate = cpu_rate / 3 ;
break ;
default :
BUG ( ) ;
}
uart_rate = 40000000 ;
wdt_rate = sys_rate ;
} else {
BUG ( ) ;
}
2013-03-22 19:25:59 +01:00
if ( soc_is_rt3352 ( ) | | soc_is_rt5350 ( ) ) {
u32 val = rt_sysc_r32 ( RT3352_SYSC_REG_SYSCFG0 ) ;
if ( ! ( val & RT3352_CLKCFG0_XTAL_SEL ) )
wmac_rate = 20000000 ;
}
2013-01-20 22:03:46 +01:00
ralink_clk_add ( " cpu " , cpu_rate ) ;
2015-11-04 11:50:14 +01:00
ralink_clk_add ( " sys " , sys_rate ) ;
2013-01-20 22:03:46 +01:00
ralink_clk_add ( " 10000b00.spi " , sys_rate ) ;
ralink_clk_add ( " 10000100.timer " , wdt_rate ) ;
2013-03-22 19:25:59 +01:00
ralink_clk_add ( " 10000120.watchdog " , wdt_rate ) ;
2013-01-20 22:03:46 +01:00
ralink_clk_add ( " 10000500.uart " , uart_rate ) ;
ralink_clk_add ( " 10000c00.uartlite " , uart_rate ) ;
2013-03-22 19:25:59 +01:00
ralink_clk_add ( " 10100000.ethernet " , sys_rate ) ;
ralink_clk_add ( " 10180000.wmac " , wmac_rate ) ;
2013-01-20 22:03:46 +01:00
}
void __init ralink_of_remap ( void )
{
rt_sysc_membase = plat_of_remap_node ( " ralink,rt3050-sysc " ) ;
rt_memc_membase = plat_of_remap_node ( " ralink,rt3050-memc " ) ;
if ( ! rt_sysc_membase | | ! rt_memc_membase )
panic ( " Failed to remap core resources " ) ;
}
void prom_soc_init ( struct ralink_soc_info * soc_info )
{
void __iomem * sysc = ( void __iomem * ) KSEG1ADDR ( RT305X_SYSC_BASE ) ;
unsigned char * name ;
u32 n0 ;
u32 n1 ;
u32 id ;
n0 = __raw_readl ( sysc + SYSC_REG_CHIP_NAME0 ) ;
n1 = __raw_readl ( sysc + SYSC_REG_CHIP_NAME1 ) ;
if ( n0 = = RT3052_CHIP_NAME0 & & n1 = = RT3052_CHIP_NAME1 ) {
unsigned long icache_sets ;
icache_sets = ( read_c0_config1 ( ) > > 22 ) & 7 ;
if ( icache_sets = = 1 ) {
2015-11-04 11:50:07 +01:00
ralink_soc = RT305X_SOC_RT3050 ;
2013-01-20 22:03:46 +01:00
name = " RT3050 " ;
soc_info - > compatible = " ralink,rt3050-soc " ;
} else {
2015-11-04 11:50:07 +01:00
ralink_soc = RT305X_SOC_RT3052 ;
2013-01-20 22:03:46 +01:00
name = " RT3052 " ;
soc_info - > compatible = " ralink,rt3052-soc " ;
}
} else if ( n0 = = RT3350_CHIP_NAME0 & & n1 = = RT3350_CHIP_NAME1 ) {
2015-11-04 11:50:07 +01:00
ralink_soc = RT305X_SOC_RT3350 ;
2013-01-20 22:03:46 +01:00
name = " RT3350 " ;
soc_info - > compatible = " ralink,rt3350-soc " ;
} else if ( n0 = = RT3352_CHIP_NAME0 & & n1 = = RT3352_CHIP_NAME1 ) {
2015-11-04 11:50:07 +01:00
ralink_soc = RT305X_SOC_RT3352 ;
2013-01-20 22:03:46 +01:00
name = " RT3352 " ;
soc_info - > compatible = " ralink,rt3352-soc " ;
} else if ( n0 = = RT5350_CHIP_NAME0 & & n1 = = RT5350_CHIP_NAME1 ) {
2015-11-04 11:50:07 +01:00
ralink_soc = RT305X_SOC_RT5350 ;
2013-01-20 22:03:46 +01:00
name = " RT5350 " ;
soc_info - > compatible = " ralink,rt5350-soc " ;
} else {
2013-09-18 16:05:26 +02:00
panic ( " rt305x: unknown SoC, n0:%08x n1:%08x " , n0 , n1 ) ;
2013-01-20 22:03:46 +01:00
}
id = __raw_readl ( sysc + SYSC_REG_CHIP_ID ) ;
snprintf ( soc_info - > sys_type , RAMIPS_SYS_TYPE_LEN ,
" Ralink %s id:%u rev:%u " ,
name ,
( id > > CHIP_ID_ID_SHIFT ) & CHIP_ID_ID_MASK ,
( id & CHIP_ID_REV_MASK ) ) ;
2013-04-13 15:13:40 +02:00
soc_info - > mem_base = RT305X_SDRAM_BASE ;
if ( soc_is_rt5350 ( ) ) {
soc_info - > mem_size = rt5350_get_mem_size ( ) ;
2014-10-09 04:02:53 +02:00
rt2880_pinmux_data = rt5350_pinmux_data ;
2013-04-13 15:13:40 +02:00
} else if ( soc_is_rt305x ( ) | | soc_is_rt3350 ( ) ) {
soc_info - > mem_size_min = RT305X_MEM_SIZE_MIN ;
soc_info - > mem_size_max = RT305X_MEM_SIZE_MAX ;
2014-10-09 04:02:53 +02:00
rt2880_pinmux_data = rt3050_pinmux_data ;
2013-04-13 15:13:40 +02:00
} else if ( soc_is_rt3352 ( ) ) {
soc_info - > mem_size_min = RT3352_MEM_SIZE_MIN ;
soc_info - > mem_size_max = RT3352_MEM_SIZE_MAX ;
2014-10-09 04:02:53 +02:00
rt2880_pinmux_data = rt3352_pinmux_data ;
2013-04-13 15:13:40 +02:00
}
2013-01-20 22:03:46 +01:00
}