2019-09-30 16:03:52 +02:00
# SPDX-License-Identifier: GPL-2.0
%YAML 1.2
---
$id : http://devicetree.org/schemas/net/renesas,ether.yaml#
$schema : http://devicetree.org/meta-schemas/core.yaml#
title : Renesas Electronics SH EtherMAC
allOf :
- $ref : ethernet-controller.yaml#
maintainers :
- Sergei Shtylyov <sergei.shtylyov@cogentembedded.com>
properties :
compatible :
oneOf :
- items :
- enum :
- renesas,gether-r8a7740 # device is a part of R8A7740 SoC
- renesas,gether-r8a77980 # device is a part of R8A77980 SoC
- renesas,ether-r7s72100 # device is a part of R7S72100 SoC
- renesas,ether-r7s9210 # device is a part of R7S9210 SoC
- items :
- enum :
- renesas,ether-r8a7778 # device is a part of R8A7778 SoC
- renesas,ether-r8a7779 # device is a part of R8A7779 SoC
- enum :
- renesas,rcar-gen1-ether # a generic R-Car Gen1 device
- items :
- enum :
2020-05-15 16:08:51 +01:00
- renesas,ether-r8a7742 # device is a part of R8A7742 SoC
2019-09-30 16:03:52 +02:00
- renesas,ether-r8a7743 # device is a part of R8A7743 SoC
2020-04-24 11:38:15 +01:00
- renesas,ether-r8a7745 # device is a part of R8A7745 SoC
2019-09-30 16:03:52 +02:00
- renesas,ether-r8a7790 # device is a part of R8A7790 SoC
- renesas,ether-r8a7791 # device is a part of R8A7791 SoC
- renesas,ether-r8a7793 # device is a part of R8A7793 SoC
- renesas,ether-r8a7794 # device is a part of R8A7794 SoC
- enum :
- renesas,rcar-gen2-ether # a generic R-Car Gen2 or RZ/G1 device
reg :
items :
2020-04-15 19:55:48 -05:00
- description : E-DMAC/feLic registers
- description : TSU registers
2019-09-30 16:03:52 +02:00
minItems : 1
interrupts :
maxItems : 1
'#address-cells' :
description : number of address cells for the MDIO bus
const : 1
'#size-cells' :
description : number of size cells on the MDIO bus
const : 0
clocks :
maxItems : 1
2020-08-19 14:45:39 +02:00
power-domains :
maxItems : 1
resets :
maxItems : 1
2019-09-30 16:03:52 +02:00
2020-08-19 14:45:39 +02:00
phy-mode : true
phy-handle : true
2019-09-30 16:03:52 +02:00
renesas,no-ether-link :
type : boolean
description :
specify when a board does not provide a proper Ether LINK signal
renesas,ether-link-active-low :
type : boolean
description :
specify when the Ether LINK signal is active-low instead of normal
active-high
2020-08-19 14:45:39 +02:00
patternProperties :
"^ethernet-phy@[0-9a-f]$" :
type : object
$ref : ethernet-phy.yaml#
2019-09-30 16:03:52 +02:00
required :
- compatible
- reg
- interrupts
- phy-mode
- phy-handle
- '#address-cells'
- '#size-cells'
- clocks
2020-08-19 14:45:39 +02:00
additionalProperties : false
2019-09-30 16:03:52 +02:00
examples :
# Lager board
- |
#include <dt-bindings/clock/r8a7790-clock.h>
#include <dt-bindings/interrupt-controller/irq.h>
ethernet@ee700000 {
compatible = "renesas,ether-r8a7790", "renesas,rcar-gen2-ether";
2020-05-12 15:45:43 -05:00
reg = <0xee700000 0x400>;
2019-09-30 16:03:52 +02:00
interrupt-parent = <&gic>;
interrupts = <0 162 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp8_clks R8A7790_CLK_ETHER>;
phy-mode = "rmii";
phy-handle = <&phy1>;
renesas,ether-link-active-low;
#address-cells = <1>;
#size-cells = <0>;
phy1 : ethernet-phy@1 {
reg = <1>;
interrupt-parent = <&irqc0>;
interrupts = <0 IRQ_TYPE_LEVEL_LOW>;
};
};