2018-06-11 23:49:36 +09:00
// SPDX-License-Identifier: GPL-2.0
2015-10-01 02:02:27 +03:00
/*
* Device Tree Source for the Porter board
*
* Copyright (C) 2015 Cogent Embedded, Inc.
*/
2016-01-21 14:36:01 -08:00
/*
* SSI-AK4642
*
2016-02-12 00:49:52 +03:00
* JP3: 2-1: AK4642
* 2-3: ADV7511
2016-01-21 14:36:01 -08:00
*
* This command is required before playback/capture:
*
* amixer set "LINEOUT Mixer DACL" on
*/
2015-10-01 02:02:27 +03:00
/dts-v1/;
#include "r8a7791.dtsi"
2015-10-07 02:05:41 +03:00
#include <dt-bindings/gpio/gpio.h>
2015-10-01 02:02:27 +03:00
/ {
model = "Porter";
compatible = "renesas,porter", "renesas,r8a7791";
aliases {
serial0 = &scif0;
2018-02-06 23:29:54 +01:00
i2c9 = &gpioi2c2;
i2c10 = &i2chdmi;
2015-10-01 02:02:27 +03:00
};
chosen {
2019-05-18 19:03:57 +09:00
bootargs = "ignore_loglevel rw root=/dev/nfs ip=on";
2015-12-08 18:54:17 +01:00
stdout-path = "serial0:115200n8";
2015-10-01 02:02:27 +03:00
};
memory@40000000 {
device_type = "memory";
reg = <0 0x40000000 0 0x40000000>;
};
memory@200000000 {
device_type = "memory";
reg = <2 0x00000000 0 0x40000000>;
};
2015-10-07 02:05:41 +03:00
2016-05-20 09:10:11 +02:00
vcc_sdhi0: regulator-vcc-sdhi0 {
2015-10-07 02:05:41 +03:00
compatible = "regulator-fixed";
regulator-name = "SDHI0 Vcc";
regulator-min-microvolt = <3300000>;
regulator-max-microvolt = <3300000>;
regulator-always-on;
};
2016-05-20 09:10:11 +02:00
vccq_sdhi0: regulator-vccq-sdhi0 {
2015-10-07 02:05:41 +03:00
compatible = "regulator-gpio";
regulator-name = "SDHI0 VccQ";
regulator-min-microvolt = <1800000>;
regulator-max-microvolt = <3300000>;
gpios = <&gpio2 12 GPIO_ACTIVE_HIGH>;
gpios-states = <1>;
states = <3300000 1
1800000 0>;
};
2016-05-20 09:10:11 +02:00
vcc_sdhi2: regulator-vcc-sdhi2 {
2015-10-07 02:05:41 +03:00
compatible = "regulator-fixed";
regulator-name = "SDHI2 Vcc";
regulator-min-microvolt = <3300000>;
regulator-max-microvolt = <3300000>;
regulator-always-on;
};
2016-05-20 09:10:11 +02:00
vccq_sdhi2: regulator-vccq-sdhi2 {
2015-10-07 02:05:41 +03:00
compatible = "regulator-gpio";
regulator-name = "SDHI2 VccQ";
regulator-min-microvolt = <1800000>;
regulator-max-microvolt = <3300000>;
gpios = <&gpio2 26 GPIO_ACTIVE_HIGH>;
gpios-states = <1>;
states = <3300000 1
1800000 0>;
};
2015-12-25 01:45:30 +03:00
hdmi-out {
compatible = "hdmi-connector";
type = "a";
port {
hdmi_con: endpoint {
remote-endpoint = <&adv7511_out>;
};
};
};
x3_clk: x3-clock {
compatible = "fixed-clock";
#clock-cells = <0>;
clock-frequency = <148500000>;
};
x16_clk: x16-clock {
compatible = "fixed-clock";
#clock-cells = <0>;
clock-frequency = <74250000>;
};
2016-01-21 14:36:01 -08:00
2016-03-18 08:17:57 +09:00
x14_clk: audio_clock {
2016-01-21 14:36:01 -08:00
compatible = "fixed-clock";
#clock-cells = <0>;
clock-frequency = <11289600>;
};
sound {
compatible = "simple-audio-card";
simple-audio-card,format = "left_j";
simple-audio-card,bitclock-master = <&soundcodec>;
simple-audio-card,frame-master = <&soundcodec>;
simple-audio-card,cpu {
sound-dai = <&rcar_sound>;
};
soundcodec: simple-audio-card,codec {
sound-dai = <&ak4642>;
clocks = <&x14_clk>;
};
};
2018-02-06 23:29:54 +01:00
gpioi2c2: i2c-9 {
#address-cells = <1>;
#size-cells = <0>;
compatible = "i2c-gpio";
status = "disabled";
scl-gpios = <&gpio2 6 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
sda-gpios = <&gpio2 7 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
i2c-gpio,delay-us = <5>;
};
/*
* A fallback to GPIO is provided for I2C2.
*/
i2chdmi: i2c-10 {
compatible = "i2c-demux-pinctrl";
i2c-parent = <&i2c2>, <&gpioi2c2>;
i2c-bus-name = "i2c-hdmi";
#address-cells = <1>;
#size-cells = <0>;
ak4642: codec@12 {
compatible = "asahi-kasei,ak4642";
#sound-dai-cells = <0>;
reg = <0x12>;
};
composite-in@20 {
compatible = "adi,adv7180";
reg = <0x20>;
remote = <&vin0>;
port {
adv7180: endpoint {
bus-width = <8>;
remote-endpoint = <&vin0ep>;
};
};
};
hdmi@39 {
compatible = "adi,adv7511w";
reg = <0x39>;
interrupt-parent = <&gpio3>;
interrupts = <29 IRQ_TYPE_LEVEL_LOW>;
adi,input-depth = <8>;
adi,input-colorspace = "rgb";
adi,input-clock = "1x";
adi,input-style = <1>;
adi,input-justification = "evenly";
ports {
#address-cells = <1>;
#size-cells = <0>;
port@0 {
reg = <0>;
adv7511_in: endpoint {
remote-endpoint = <&du_out_rgb>;
};
};
port@1 {
reg = <1>;
adv7511_out: endpoint {
remote-endpoint = <&hdmi_con>;
};
};
};
};
};
2015-10-01 02:02:27 +03:00
};
&extal_clk {
clock-frequency = <20000000>;
};
&pfc {
2016-06-10 15:00:57 +02:00
scif0_pins: scif0 {
2016-03-18 07:55:31 +09:00
groups = "scif0_data_d";
function = "scif0";
2015-10-01 02:02:27 +03:00
};
2015-10-06 01:51:01 +03:00
ether_pins: ether {
2016-03-18 07:55:31 +09:00
groups = "eth_link", "eth_mdio", "eth_rmii";
function = "eth";
2015-10-06 01:51:01 +03:00
};
phy1_pins: phy1 {
2016-03-18 07:55:31 +09:00
groups = "intc_irq0";
function = "intc";
2015-10-06 01:51:01 +03:00
};
2015-10-07 02:05:41 +03:00
2019-05-15 10:23:26 +02:00
pmic_irq_pins: pmicirq {
groups = "intc_irq2";
function = "intc";
};
2015-10-07 02:05:41 +03:00
sdhi0_pins: sd0 {
2016-03-18 07:55:31 +09:00
groups = "sdhi0_data4", "sdhi0_ctrl";
function = "sdhi0";
2015-10-07 02:05:41 +03:00
};
sdhi2_pins: sd2 {
2016-03-18 07:55:31 +09:00
groups = "sdhi2_data4", "sdhi2_ctrl";
function = "sdhi2";
2015-10-07 02:05:41 +03:00
};
2015-10-09 00:44:18 +03:00
2016-06-10 15:00:58 +02:00
qspi_pins: qspi {
2016-03-18 07:55:31 +09:00
groups = "qspi_ctrl", "qspi_data4";
function = "qspi";
2015-10-10 00:40:31 +03:00
};
2015-10-09 00:44:18 +03:00
i2c2_pins: i2c2 {
2016-03-18 07:55:31 +09:00
groups = "i2c2";
function = "i2c2";
2015-10-09 00:44:18 +03:00
};
2015-10-09 00:45:49 +03:00
2015-10-13 01:12:18 +03:00
usb0_pins: usb0 {
2016-03-18 07:55:31 +09:00
groups = "usb0";
function = "usb0";
2015-10-13 01:12:18 +03:00
};
usb1_pins: usb1 {
2016-03-18 07:55:31 +09:00
groups = "usb1";
function = "usb1";
2015-10-13 01:12:18 +03:00
};
2015-10-09 00:45:49 +03:00
vin0_pins: vin0 {
2016-03-18 07:55:31 +09:00
groups = "vin0_data8", "vin0_clk";
function = "vin0";
2015-10-09 00:45:49 +03:00
};
2015-10-28 00:03:22 +03:00
can0_pins: can0 {
2016-03-18 07:55:31 +09:00
groups = "can0_data";
function = "can0";
2015-10-28 00:03:22 +03:00
};
2015-12-25 01:45:30 +03:00
du_pins: du {
2016-03-18 07:55:31 +09:00
groups = "du_rgb888", "du_sync", "du_disp", "du_clk_out_0";
function = "du";
2015-12-25 01:45:30 +03:00
};
2016-01-21 14:36:01 -08:00
ssi_pins: sound {
2016-03-18 07:55:31 +09:00
groups = "ssi0129_ctrl", "ssi0_data", "ssi1_data";
function = "ssi";
2016-01-21 14:36:01 -08:00
};
audio_clk_pins: audio_clk {
2016-03-18 07:55:31 +09:00
groups = "audio_clk_a";
function = "audio_clk";
2016-01-21 14:36:01 -08:00
};
2015-10-01 02:02:27 +03:00
};
&scif0 {
pinctrl-0 = <&scif0_pins>;
pinctrl-names = "default";
status = "okay";
};
2015-10-06 01:51:01 +03:00
ðer {
pinctrl-0 = <ðer_pins &phy1_pins>;
pinctrl-names = "default";
phy-handle = <&phy1>;
renesas,ether-link-active-low;
2017-03-10 14:19:04 +01:00
status = "okay";
2015-10-06 01:51:01 +03:00
phy1: ethernet-phy@1 {
reg = <1>;
interrupt-parent = <&irqc0>;
interrupts = <0 IRQ_TYPE_LEVEL_LOW>;
micrel,led-mode = <1>;
};
};
2015-10-07 02:05:41 +03:00
&sdhi0 {
pinctrl-0 = <&sdhi0_pins>;
pinctrl-names = "default";
vmmc-supply = <&vcc_sdhi0>;
vqmmc-supply = <&vccq_sdhi0>;
cd-gpios = <&gpio6 6 GPIO_ACTIVE_LOW>;
wp-gpios = <&gpio6 7 GPIO_ACTIVE_HIGH>;
status = "okay";
};
&sdhi2 {
pinctrl-0 = <&sdhi2_pins>;
pinctrl-names = "default";
vmmc-supply = <&vcc_sdhi2>;
vqmmc-supply = <&vccq_sdhi2>;
cd-gpios = <&gpio6 22 GPIO_ACTIVE_LOW>;
status = "okay";
};
2015-10-08 01:00:06 +03:00
2015-10-10 00:40:31 +03:00
&qspi {
pinctrl-0 = <&qspi_pins>;
pinctrl-names = "default";
status = "okay";
flash@0 {
compatible = "spansion,s25fl512s", "jedec,spi-nor";
reg = <0>;
spi-max-frequency = <30000000>;
spi-tx-bus-width = <4>;
spi-rx-bus-width = <4>;
m25p,fast-read;
2015-11-20 11:38:54 -08:00
partitions {
2015-12-21 11:33:50 +01:00
compatible = "fixed-partitions";
2015-11-20 11:38:54 -08:00
#address-cells = <1>;
#size-cells = <1>;
partition@0 {
label = "loader_prg";
reg = <0x00000000 0x00040000>;
read-only;
};
partition@40000 {
label = "user_prg";
reg = <0x00040000 0x00400000>;
read-only;
};
partition@440000 {
label = "flash_fs";
reg = <0x00440000 0x03bc0000>;
};
2015-10-10 00:40:31 +03:00
};
};
};
2015-10-09 00:44:18 +03:00
&i2c2 {
pinctrl-0 = <&i2c2_pins>;
2018-02-06 23:29:54 +01:00
pinctrl-names = "i2c-hdmi";
2015-10-09 00:44:18 +03:00
clock-frequency = <400000>;
};
2018-05-23 13:43:40 +02:00
&i2c6 {
2019-05-15 10:23:26 +02:00
pinctrl-names = "default";
pinctrl-0 = <&pmic_irq_pins>;
2018-05-23 13:43:40 +02:00
status = "okay";
clock-frequency = <100000>;
pmic@5a {
compatible = "dlg,da9063l";
reg = <0x5a>;
interrupt-parent = <&irqc0>;
interrupts = <2 IRQ_TYPE_LEVEL_LOW>;
interrupt-controller;
wdt {
compatible = "dlg,da9063-watchdog";
};
};
vdd_dvfs: regulator@68 {
compatible = "dlg,da9210";
reg = <0x68>;
interrupt-parent = <&irqc0>;
interrupts = <2 IRQ_TYPE_LEVEL_LOW>;
regulator-min-microvolt = <1000000>;
regulator-max-microvolt = <1000000>;
regulator-boot-on;
regulator-always-on;
};
};
2015-10-08 01:00:06 +03:00
&sata0 {
status = "okay";
};
2015-10-09 00:45:49 +03:00
2018-05-23 13:43:40 +02:00
&cpu0 {
cpu0-supply = <&vdd_dvfs>;
};
2015-10-09 00:45:49 +03:00
/* composite video input */
&vin0 {
2017-03-10 14:19:04 +01:00
status = "okay";
2015-10-09 00:45:49 +03:00
pinctrl-0 = <&vin0_pins>;
pinctrl-names = "default";
port {
vin0ep: endpoint {
remote-endpoint = <&adv7180>;
bus-width = <8>;
};
};
};
2015-10-10 00:41:26 +03:00
2015-10-13 01:12:18 +03:00
&pci0 {
pinctrl-0 = <&usb0_pins>;
pinctrl-names = "default";
status = "okay";
};
&pci1 {
pinctrl-0 = <&usb1_pins>;
pinctrl-names = "default";
status = "okay";
};
2015-10-14 22:35:46 +03:00
&hsusb {
pinctrl-0 = <&usb0_pins>;
pinctrl-names = "default";
status = "okay";
};
2015-10-13 01:12:18 +03:00
&usbphy {
status = "okay";
};
2015-10-10 00:41:26 +03:00
&pcie_bus_clk {
2016-04-06 14:52:53 +02:00
clock-frequency = <100000000>;
2015-10-10 00:41:26 +03:00
};
&pciec {
status = "okay";
};
2015-10-28 00:03:22 +03:00
&can0 {
pinctrl-0 = <&can0_pins>;
pinctrl-names = "default";
status = "okay";
};
2015-12-25 01:45:30 +03:00
&du {
pinctrl-0 = <&du_pins>;
pinctrl-names = "default";
status = "okay";
2018-04-20 14:57:53 +03:00
clocks = <&cpg CPG_MOD 724>, <&cpg CPG_MOD 723>,
2015-12-25 01:45:30 +03:00
<&x3_clk>, <&x16_clk>;
2018-04-20 14:57:53 +03:00
clock-names = "du.0", "du.1", "dclkin.0", "dclkin.1";
2015-12-25 01:45:30 +03:00
ports {
2018-01-13 01:14:23 +02:00
port@0 {
2015-12-25 01:45:30 +03:00
endpoint {
remote-endpoint = <&adv7511_in>;
};
};
};
};
2016-01-21 14:36:01 -08:00
2018-04-20 14:57:53 +03:00
&lvds0 {
ports {
port@1 {
lvds_connector: endpoint {
};
};
};
};
2016-01-21 14:36:01 -08:00
&rcar_sound {
pinctrl-0 = <&ssi_pins &audio_clk_pins>;
pinctrl-names = "default";
status = "okay";
/* Single DAI */
#sound-dai-cells = <0>;
rcar_sound,dai {
dai0 {
playback = <&ssi0>;
capture = <&ssi1>;
};
};
};
2018-02-08 11:34:12 +01:00
&rwdt {
timeout-sec = <60>;
status = "okay";
};
2016-01-21 14:36:01 -08:00
&ssi1 {
shared-pin;
};