linux/include/dt-bindings/clock/s3c2443.h

/*
 * Copyright (c) 2013 Heiko Stuebner <heiko@sntech.de>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * Device Tree binding constants clock controllers of Samsung S3C2443 and later.
 */

#ifndef _DT_BINDINGS_CLOCK_SAMSUNG_S3C2443_CLOCK_H
#define _DT_BINDINGS_CLOCK_SAMSUNG_S3C2443_CLOCK_H

/*
 * Let each exported clock get a unique index, which is used on DT-enabled
 * platforms to lookup the clock from a clock specifier. These indices are
 * therefore considered an ABI and so must not be changed. This implies
 * that new clocks should be added either in free spaces between clock groups
 * or at the end.
 */

/* Core clocks. */
#define MSYSCLK			1
#define ESYSCLK			2
#define ARMDIV			3
#define ARMCLK			4
#define HCLK			5
#define PCLK			6
#define MPLL			7
#define EPLL			8

/* Special clocks */
#define SCLK_HSSPI0		16
#define SCLK_FIMD		17
#define SCLK_I2S0		18
#define SCLK_I2S1		19
#define SCLK_HSMMC1		20
#define SCLK_HSMMC_EXT		21
#define SCLK_CAM		22
#define SCLK_UART		23
#define SCLK_USBH		24

/* Muxes */
#define MUX_HSSPI0		32
#define MUX_HSSPI1		33
#define MUX_HSMMC0		34
#define MUX_HSMMC1		35

/* hclk-gates */
#define HCLK_DMA0		48
#define HCLK_DMA1		49
#define HCLK_DMA2		50
#define HCLK_DMA3		51
#define HCLK_DMA4		52
#define HCLK_DMA5		53
#define HCLK_DMA6		54
#define HCLK_DMA7		55
#define HCLK_CAM		56
#define HCLK_LCD		57
#define HCLK_USBH		58
#define HCLK_USBD		59
#define HCLK_IROM		60
#define HCLK_HSMMC0		61
#define HCLK_HSMMC1		62
#define HCLK_CFC		63
#define HCLK_SSMC		64
#define HCLK_DRAM		65
#define HCLK_2D			66

/* pclk-gates */
#define PCLK_UART0		72
#define PCLK_UART1		73
#define PCLK_UART2		74
#define PCLK_UART3		75
#define PCLK_I2C0		76
#define PCLK_SDI		77
#define PCLK_SPI0		78
#define PCLK_ADC		79
#define PCLK_AC97		80
#define PCLK_I2S0		81
#define PCLK_PWM		82
#define PCLK_WDT		83
#define PCLK_RTC		84
#define PCLK_GPIO		85
#define PCLK_SPI1		86
#define PCLK_CHIPID		87
#define PCLK_I2C1		88
#define PCLK_I2S1		89
#define PCLK_PCM		90

/* Total number of clocks. */
#define NR_CLKS			(PCLK_PCM + 1)

#endif /* _DT_BINDINGS_CLOCK_SAMSUNG_S3C2443_CLOCK_H */
clk: samsung: add clock-driver for s3c2416, s3c2443 and s3c2450 The three SoCs share a common clock tree which only differs in the existence of some special clocks. As with all parts common to these three SoCs the driver is named after the s3c2443, as it was the first SoC introducing this structure and there exists no other label to describe this s3c24xx epoch. The clock structure is built according to the manuals of the included SoCs and might include changes in comparison to the previous clock structure. As an example the sclk_uart gate was never handled previously and the div_uart was made to be the clock used by the serial driver. Signed-off-by: Heiko Stuebner <heiko@sntech.de> Acked-by: Tomasz Figa <t.figa@samsung.com> Signed-off-by: Kukjin Kim <kgene.kim@samsung.com> 2014-02-19 04:25:49 +04:00			`/*`
			`* Copyright (c) 2013 Heiko Stuebner <heiko@sntech.de>`
			`*`
			`* This program is free software; you can redistribute it and/or modify`
			`* it under the terms of the GNU General Public License version 2 as`
			`* published by the Free Software Foundation.`
			`*`
			`* Device Tree binding constants clock controllers of Samsung S3C2443 and later.`
			`*/`

			`#ifndef _DT_BINDINGS_CLOCK_SAMSUNG_S3C2443_CLOCK_H`
			`#define _DT_BINDINGS_CLOCK_SAMSUNG_S3C2443_CLOCK_H`

			`/*`
			`* Let each exported clock get a unique index, which is used on DT-enabled`
			`* platforms to lookup the clock from a clock specifier. These indices are`
			`* therefore considered an ABI and so must not be changed. This implies`
			`* that new clocks should be added either in free spaces between clock groups`
			`* or at the end.`
			`*/`

			`/* Core clocks. */`
			`#define MSYSCLK 1`
			`#define ESYSCLK 2`
			`#define ARMDIV 3`
			`#define ARMCLK 4`
			`#define HCLK 5`
			`#define PCLK 6`
clk: samsung: Add explicit MPLL, EPLL clkdev aliases in S3C2443 driver S3C2443 platform still use non-dt based lookup in some of its drivers to get MPLL and EPLL clocks. Till now it worked only because PLL() macro implicitly created aliases for all instantiated clocks. This feature will be removed, so explicitly create aliases for MPLL and EPLL clocks. Signed-off-by: Marek Szyprowski <m.szyprowski@samsung.com> Acked-by: Chanwoo Choi <cw00.choi@samsung.com> Signed-off-by: Sylwester Nawrocki <s.nawrocki@samsung.com> 2017-10-03 13:00:15 +03:00			`#define MPLL 7`
			`#define EPLL 8`
clk: samsung: add clock-driver for s3c2416, s3c2443 and s3c2450 The three SoCs share a common clock tree which only differs in the existence of some special clocks. As with all parts common to these three SoCs the driver is named after the s3c2443, as it was the first SoC introducing this structure and there exists no other label to describe this s3c24xx epoch. The clock structure is built according to the manuals of the included SoCs and might include changes in comparison to the previous clock structure. As an example the sclk_uart gate was never handled previously and the div_uart was made to be the clock used by the serial driver. Signed-off-by: Heiko Stuebner <heiko@sntech.de> Acked-by: Tomasz Figa <t.figa@samsung.com> Signed-off-by: Kukjin Kim <kgene.kim@samsung.com> 2014-02-19 04:25:49 +04:00
			`/* Special clocks */`
			`#define SCLK_HSSPI0 16`
			`#define SCLK_FIMD 17`
			`#define SCLK_I2S0 18`
			`#define SCLK_I2S1 19`
			`#define SCLK_HSMMC1 20`
			`#define SCLK_HSMMC_EXT 21`
			`#define SCLK_CAM 22`
			`#define SCLK_UART 23`
			`#define SCLK_USBH 24`

			`/* Muxes */`
			`#define MUX_HSSPI0 32`
			`#define MUX_HSSPI1 33`
			`#define MUX_HSMMC0 34`
			`#define MUX_HSMMC1 35`

			`/* hclk-gates */`
			`#define HCLK_DMA0 48`
			`#define HCLK_DMA1 49`
			`#define HCLK_DMA2 50`
			`#define HCLK_DMA3 51`
			`#define HCLK_DMA4 52`
			`#define HCLK_DMA5 53`
			`#define HCLK_DMA6 54`
			`#define HCLK_DMA7 55`
			`#define HCLK_CAM 56`
			`#define HCLK_LCD 57`
			`#define HCLK_USBH 58`
			`#define HCLK_USBD 59`
			`#define HCLK_IROM 60`
			`#define HCLK_HSMMC0 61`
			`#define HCLK_HSMMC1 62`
			`#define HCLK_CFC 63`
			`#define HCLK_SSMC 64`
			`#define HCLK_DRAM 65`
			`#define HCLK_2D 66`

			`/* pclk-gates */`
			`#define PCLK_UART0 72`
			`#define PCLK_UART1 73`
			`#define PCLK_UART2 74`
			`#define PCLK_UART3 75`
			`#define PCLK_I2C0 76`
			`#define PCLK_SDI 77`
			`#define PCLK_SPI0 78`
			`#define PCLK_ADC 79`
			`#define PCLK_AC97 80`
			`#define PCLK_I2S0 81`
			`#define PCLK_PWM 82`
			`#define PCLK_WDT 83`
			`#define PCLK_RTC 84`
			`#define PCLK_GPIO 85`
			`#define PCLK_SPI1 86`
			`#define PCLK_CHIPID 87`
			`#define PCLK_I2C1 88`
			`#define PCLK_I2S1 89`
			`#define PCLK_PCM 90`

			`/* Total number of clocks. */`
			`#define NR_CLKS (PCLK_PCM + 1)`

			`#endif /* _DT_BINDINGS_CLOCK_SAMSUNG_S3C2443_CLOCK_H */`