2019-06-04 10:11:33 +02:00
// SPDX-License-Identifier: GPL-2.0-only
2013-09-09 16:29:21 +02:00
/*
2020-07-08 11:34:51 +02:00
* Copyright (C) 2012 Texas Instruments Incorporated - https://www.ti.com/
2013-09-09 16:29:21 +02:00
*/
/ {
cpus {
cpu@0 {
cpu0-supply = <&dcdc2_reg>;
};
};
2016-08-31 12:35:30 +02:00
memory@80000000 {
2013-09-09 16:29:21 +02:00
device_type = "memory";
reg = <0x80000000 0x10000000>; /* 256 MB */
};
2016-06-17 13:10:10 +02:00
chosen {
stdout-path = &uart0;
};
2013-09-09 16:29:21 +02:00
leds {
pinctrl-names = "default";
pinctrl-0 = <&user_leds_s0>;
compatible = "gpio-leds";
2016-08-01 12:47:03 -04:00
led2 {
2013-09-09 16:29:21 +02:00
label = "beaglebone:green:heartbeat";
gpios = <&gpio1 21 GPIO_ACTIVE_HIGH>;
linux,default-trigger = "heartbeat";
default-state = "off";
};
2016-08-01 12:47:03 -04:00
led3 {
2013-09-09 16:29:21 +02:00
label = "beaglebone:green:mmc0";
gpios = <&gpio1 22 GPIO_ACTIVE_HIGH>;
linux,default-trigger = "mmc0";
default-state = "off";
};
2016-08-01 12:47:03 -04:00
led4 {
2013-09-09 16:29:21 +02:00
label = "beaglebone:green:usr2";
gpios = <&gpio1 23 GPIO_ACTIVE_HIGH>;
2013-09-12 20:35:35 +02:00
linux,default-trigger = "cpu0";
2013-09-09 16:29:21 +02:00
default-state = "off";
};
2016-08-01 12:47:03 -04:00
led5 {
2013-09-09 16:29:21 +02:00
label = "beaglebone:green:usr3";
gpios = <&gpio1 24 GPIO_ACTIVE_HIGH>;
2013-09-12 20:35:35 +02:00
linux,default-trigger = "mmc1";
2013-09-09 16:29:21 +02:00
default-state = "off";
};
};
2013-09-30 09:40:16 -05:00
2016-08-01 12:46:58 -04:00
vmmcsd_fixed: fixedregulator0 {
2013-09-30 09:40:16 -05:00
compatible = "regulator-fixed";
regulator-name = "vmmcsd_fixed";
regulator-min-microvolt = <3300000>;
regulator-max-microvolt = <3300000>;
};
2013-09-09 16:29:21 +02:00
};
2013-09-20 17:00:00 +02:00
&am33xx_pinmux {
pinctrl-names = "default";
pinctrl-0 = <&clkout2_pin>;
user_leds_s0: user_leds_s0 {
pinctrl-single,pins = <
2019-04-08 10:01:51 -07:00
AM33XX_PADCONF(AM335X_PIN_GPMC_A5, PIN_OUTPUT_PULLDOWN, MUX_MODE7) /* gpmc_a5.gpio1_21 */
AM33XX_PADCONF(AM335X_PIN_GPMC_A6, PIN_OUTPUT_PULLUP, MUX_MODE7) /* gpmc_a6.gpio1_22 */
AM33XX_PADCONF(AM335X_PIN_GPMC_A7, PIN_OUTPUT_PULLDOWN, MUX_MODE7) /* gpmc_a7.gpio1_23 */
AM33XX_PADCONF(AM335X_PIN_GPMC_A8, PIN_OUTPUT_PULLUP, MUX_MODE7) /* gpmc_a8.gpio1_24 */
2013-09-20 17:00:00 +02:00
>;
};
i2c0_pins: pinmux_i2c0_pins {
pinctrl-single,pins = <
2019-04-08 10:01:51 -07:00
AM33XX_PADCONF(AM335X_PIN_I2C0_SDA, PIN_INPUT_PULLUP, MUX_MODE0) /* i2c0_sda.i2c0_sda */
AM33XX_PADCONF(AM335X_PIN_I2C0_SCL, PIN_INPUT_PULLUP, MUX_MODE0) /* i2c0_scl.i2c0_scl */
2013-09-20 17:00:00 +02:00
>;
};
2015-05-13 11:04:34 +03:00
i2c2_pins: pinmux_i2c2_pins {
pinctrl-single,pins = <
2019-04-08 10:01:51 -07:00
AM33XX_PADCONF(AM335X_PIN_UART1_CTSN, PIN_INPUT_PULLUP, MUX_MODE3) /* uart1_ctsn.i2c2_sda */
AM33XX_PADCONF(AM335X_PIN_UART1_RTSN, PIN_INPUT_PULLUP, MUX_MODE3) /* uart1_rtsn.i2c2_scl */
2015-05-13 11:04:34 +03:00
>;
};
2013-09-20 17:00:00 +02:00
uart0_pins: pinmux_uart0_pins {
pinctrl-single,pins = <
2019-04-08 10:01:51 -07:00
AM33XX_PADCONF(AM335X_PIN_UART0_RXD, PIN_INPUT_PULLUP, MUX_MODE0)
AM33XX_PADCONF(AM335X_PIN_UART0_TXD, PIN_OUTPUT_PULLDOWN, MUX_MODE0)
2013-09-20 17:00:00 +02:00
>;
};
clkout2_pin: pinmux_clkout2_pin {
pinctrl-single,pins = <
2019-04-08 10:01:51 -07:00
AM33XX_PADCONF(AM335X_PIN_XDMA_EVENT_INTR1, PIN_OUTPUT_PULLDOWN, MUX_MODE3) /* xdma_event_intr1.clkout2 */
2013-09-20 17:00:00 +02:00
>;
};
cpsw_default: cpsw_default {
pinctrl-single,pins = <
/* Slave 1 */
2019-04-08 10:01:51 -07:00
AM33XX_PADCONF(AM335X_PIN_MII1_RX_ER, PIN_INPUT_PULLUP, MUX_MODE0)
AM33XX_PADCONF(AM335X_PIN_MII1_TX_EN, PIN_OUTPUT_PULLDOWN, MUX_MODE0)
AM33XX_PADCONF(AM335X_PIN_MII1_RX_DV, PIN_INPUT_PULLUP, MUX_MODE0)
AM33XX_PADCONF(AM335X_PIN_MII1_TXD3, PIN_OUTPUT_PULLDOWN, MUX_MODE0)
AM33XX_PADCONF(AM335X_PIN_MII1_TXD2, PIN_OUTPUT_PULLDOWN, MUX_MODE0)
AM33XX_PADCONF(AM335X_PIN_MII1_TXD1, PIN_OUTPUT_PULLDOWN, MUX_MODE0)
AM33XX_PADCONF(AM335X_PIN_MII1_TXD0, PIN_OUTPUT_PULLDOWN, MUX_MODE0)
AM33XX_PADCONF(AM335X_PIN_MII1_TX_CLK, PIN_INPUT_PULLUP, MUX_MODE0)
AM33XX_PADCONF(AM335X_PIN_MII1_RX_CLK, PIN_INPUT_PULLUP, MUX_MODE0)
AM33XX_PADCONF(AM335X_PIN_MII1_RXD3, PIN_INPUT_PULLUP, MUX_MODE0)
AM33XX_PADCONF(AM335X_PIN_MII1_RXD2, PIN_INPUT_PULLUP, MUX_MODE0)
AM33XX_PADCONF(AM335X_PIN_MII1_RXD1, PIN_INPUT_PULLUP, MUX_MODE0)
AM33XX_PADCONF(AM335X_PIN_MII1_RXD0, PIN_INPUT_PULLUP, MUX_MODE0)
2013-09-20 17:00:00 +02:00
>;
};
cpsw_sleep: cpsw_sleep {
pinctrl-single,pins = <
/* Slave 1 reset value */
2019-04-08 10:01:51 -07:00
AM33XX_PADCONF(AM335X_PIN_MII1_RX_ER, PIN_INPUT_PULLDOWN, MUX_MODE7)
AM33XX_PADCONF(AM335X_PIN_MII1_TX_EN, PIN_INPUT_PULLDOWN, MUX_MODE7)
AM33XX_PADCONF(AM335X_PIN_MII1_RX_DV, PIN_INPUT_PULLDOWN, MUX_MODE7)
AM33XX_PADCONF(AM335X_PIN_MII1_TXD3, PIN_INPUT_PULLDOWN, MUX_MODE7)
AM33XX_PADCONF(AM335X_PIN_MII1_TXD2, PIN_INPUT_PULLDOWN, MUX_MODE7)
AM33XX_PADCONF(AM335X_PIN_MII1_TXD1, PIN_INPUT_PULLDOWN, MUX_MODE7)
AM33XX_PADCONF(AM335X_PIN_MII1_TXD0, PIN_INPUT_PULLDOWN, MUX_MODE7)
AM33XX_PADCONF(AM335X_PIN_MII1_TX_CLK, PIN_INPUT_PULLDOWN, MUX_MODE7)
AM33XX_PADCONF(AM335X_PIN_MII1_RX_CLK, PIN_INPUT_PULLDOWN, MUX_MODE7)
AM33XX_PADCONF(AM335X_PIN_MII1_RXD3, PIN_INPUT_PULLDOWN, MUX_MODE7)
AM33XX_PADCONF(AM335X_PIN_MII1_RXD2, PIN_INPUT_PULLDOWN, MUX_MODE7)
AM33XX_PADCONF(AM335X_PIN_MII1_RXD1, PIN_INPUT_PULLDOWN, MUX_MODE7)
AM33XX_PADCONF(AM335X_PIN_MII1_RXD0, PIN_INPUT_PULLDOWN, MUX_MODE7)
2013-09-20 17:00:00 +02:00
>;
};
davinci_mdio_default: davinci_mdio_default {
pinctrl-single,pins = <
/* MDIO */
2019-04-08 10:01:51 -07:00
AM33XX_PADCONF(AM335X_PIN_MDIO, PIN_INPUT_PULLUP | SLEWCTRL_FAST, MUX_MODE0)
AM33XX_PADCONF(AM335X_PIN_MDC, PIN_OUTPUT_PULLUP, MUX_MODE0)
2013-09-20 17:00:00 +02:00
>;
};
davinci_mdio_sleep: davinci_mdio_sleep {
pinctrl-single,pins = <
/* MDIO reset value */
2019-04-08 10:01:51 -07:00
AM33XX_PADCONF(AM335X_PIN_MDIO, PIN_INPUT_PULLDOWN, MUX_MODE7)
AM33XX_PADCONF(AM335X_PIN_MDC, PIN_INPUT_PULLDOWN, MUX_MODE7)
2013-09-20 17:00:00 +02:00
>;
};
mmc1_pins: pinmux_mmc1_pins {
pinctrl-single,pins = <
2019-04-08 10:01:51 -07:00
AM33XX_PADCONF(AM335X_PIN_SPI0_CS1, PIN_INPUT, MUX_MODE7) /* spio0_cs1.gpio0_6 */
AM33XX_PADCONF(AM335X_PIN_MMC0_DAT0, PIN_INPUT_PULLUP, MUX_MODE0)
AM33XX_PADCONF(AM335X_PIN_MMC0_DAT1, PIN_INPUT_PULLUP, MUX_MODE0)
AM33XX_PADCONF(AM335X_PIN_MMC0_DAT2, PIN_INPUT_PULLUP, MUX_MODE0)
AM33XX_PADCONF(AM335X_PIN_MMC0_DAT3, PIN_INPUT_PULLUP, MUX_MODE0)
AM33XX_PADCONF(AM335X_PIN_MMC0_CMD, PIN_INPUT_PULLUP, MUX_MODE0)
AM33XX_PADCONF(AM335X_PIN_MMC0_CLK, PIN_INPUT_PULLUP, MUX_MODE0)
2013-09-20 17:00:00 +02:00
>;
};
emmc_pins: pinmux_emmc_pins {
pinctrl-single,pins = <
2019-04-08 10:01:51 -07:00
AM33XX_PADCONF(AM335X_PIN_GPMC_CSN1, PIN_INPUT_PULLUP, MUX_MODE2) /* gpmc_csn1.mmc1_clk */
AM33XX_PADCONF(AM335X_PIN_GPMC_CSN2, PIN_INPUT_PULLUP, MUX_MODE2) /* gpmc_csn2.mmc1_cmd */
AM33XX_PADCONF(AM335X_PIN_GPMC_AD0, PIN_INPUT_PULLUP, MUX_MODE1) /* gpmc_ad0.mmc1_dat0 */
AM33XX_PADCONF(AM335X_PIN_GPMC_AD1, PIN_INPUT_PULLUP, MUX_MODE1) /* gpmc_ad1.mmc1_dat1 */
AM33XX_PADCONF(AM335X_PIN_GPMC_AD2, PIN_INPUT_PULLUP, MUX_MODE1) /* gpmc_ad2.mmc1_dat2 */
AM33XX_PADCONF(AM335X_PIN_GPMC_AD3, PIN_INPUT_PULLUP, MUX_MODE1) /* gpmc_ad3.mmc1_dat3 */
AM33XX_PADCONF(AM335X_PIN_GPMC_AD4, PIN_INPUT_PULLUP, MUX_MODE1) /* gpmc_ad4.mmc1_dat4 */
AM33XX_PADCONF(AM335X_PIN_GPMC_AD5, PIN_INPUT_PULLUP, MUX_MODE1) /* gpmc_ad5.mmc1_dat5 */
AM33XX_PADCONF(AM335X_PIN_GPMC_AD6, PIN_INPUT_PULLUP, MUX_MODE1) /* gpmc_ad6.mmc1_dat6 */
AM33XX_PADCONF(AM335X_PIN_GPMC_AD7, PIN_INPUT_PULLUP, MUX_MODE1) /* gpmc_ad7.mmc1_dat7 */
2013-09-20 17:00:00 +02:00
>;
};
};
2013-09-20 17:42:19 +02:00
&uart0 {
pinctrl-names = "default";
pinctrl-0 = <&uart0_pins>;
status = "okay";
};
2014-04-28 17:54:32 -03:00
&usb0 {
2015-02-24 10:10:43 -06:00
dr_mode = "peripheral";
2017-01-05 11:15:45 -08:00
interrupts-extended = <&intc 18 &tps 0>;
interrupt-names = "mc", "vbus";
2014-04-28 17:54:32 -03:00
};
2013-09-20 17:42:19 +02:00
2014-04-28 17:54:32 -03:00
&usb1 {
dr_mode = "host";
};
2013-09-20 17:42:19 +02:00
&i2c0 {
pinctrl-names = "default";
pinctrl-0 = <&i2c0_pins>;
status = "okay";
clock-frequency = <400000>;
tps: tps@24 {
reg = <0x24>;
};
2015-05-13 11:04:34 +03:00
baseboard_eeprom: baseboard_eeprom@50 {
2017-05-23 15:34:31 +02:00
compatible = "atmel,24c256";
2015-05-13 11:04:34 +03:00
reg = <0x50>;
#address-cells = <1>;
#size-cells = <1>;
baseboard_data: baseboard_data@0 {
reg = <0 0x100>;
};
};
};
&i2c2 {
pinctrl-names = "default";
pinctrl-0 = <&i2c2_pins>;
status = "okay";
clock-frequency = <100000>;
cape_eeprom0: cape_eeprom0@54 {
2017-05-23 15:34:31 +02:00
compatible = "atmel,24c256";
2015-05-13 11:04:34 +03:00
reg = <0x54>;
#address-cells = <1>;
#size-cells = <1>;
cape0_data: cape_data@0 {
reg = <0 0x100>;
};
};
cape_eeprom1: cape_eeprom1@55 {
2017-05-23 15:34:31 +02:00
compatible = "atmel,24c256";
2015-05-13 11:04:34 +03:00
reg = <0x55>;
#address-cells = <1>;
#size-cells = <1>;
cape1_data: cape_data@0 {
reg = <0 0x100>;
};
};
cape_eeprom2: cape_eeprom2@56 {
2017-05-23 15:34:31 +02:00
compatible = "atmel,24c256";
2015-05-13 11:04:34 +03:00
reg = <0x56>;
#address-cells = <1>;
#size-cells = <1>;
cape2_data: cape_data@0 {
reg = <0 0x100>;
};
};
cape_eeprom3: cape_eeprom3@57 {
2017-05-23 15:34:31 +02:00
compatible = "atmel,24c256";
2015-05-13 11:04:34 +03:00
reg = <0x57>;
#address-cells = <1>;
#size-cells = <1>;
cape3_data: cape_data@0 {
reg = <0 0x100>;
};
};
2013-09-20 17:42:19 +02:00
};
2016-02-19 16:12:19 +02:00
/include/ "tps65217.dtsi"
2013-09-09 16:29:21 +02:00
&tps {
2015-06-01 21:33:28 +02:00
/*
* Configure pmic to enter OFF-state instead of SLEEP-state ("RTC-only
* mode") at poweroff. Most BeagleBone versions do not support RTC-only
* mode and risk hardware damage if this mode is entered.
*
* For details, see linux-omap mailing list May 2015 thread
* [PATCH] ARM: dts: am335x-bone* enable pmic-shutdown-controller
* In particular, messages:
* http://www.spinics.net/lists/linux-omap/msg118585.html
* http://www.spinics.net/lists/linux-omap/msg118615.html
*
* You can override this later with
* &tps { /delete-property/ ti,pmic-shutdown-controller; }
* if you want to use RTC-only mode and made sure you are not affected
* by the hardware problems. (Tip: double-check by performing a current
* measurement after shutdown: it should be less than 1 mA.)
*/
2016-10-28 21:36:58 +09:00
interrupts = <7>; /* NMI */
interrupt-parent = <&intc>;
2015-06-01 21:33:28 +02:00
ti,pmic-shutdown-controller;
2016-10-28 21:37:00 +09:00
charger {
status = "okay";
};
2016-10-28 21:37:01 +09:00
pwrbutton {
status = "okay";
};
2013-09-09 16:29:21 +02:00
regulators {
dcdc1_reg: regulator@0 {
2014-09-05 22:12:05 +01:00
regulator-name = "vdds_dpr";
2013-09-09 16:29:21 +02:00
regulator-always-on;
};
dcdc2_reg: regulator@1 {
/* VDD_MPU voltage limits 0.95V - 1.26V with +/-4% tolerance */
regulator-name = "vdd_mpu";
regulator-min-microvolt = <925000>;
2016-05-18 18:36:26 -05:00
regulator-max-microvolt = <1351500>;
2013-09-09 16:29:21 +02:00
regulator-boot-on;
regulator-always-on;
};
dcdc3_reg: regulator@2 {
/* VDD_CORE voltage limits 0.95V - 1.1V with +/-4% tolerance */
regulator-name = "vdd_core";
regulator-min-microvolt = <925000>;
regulator-max-microvolt = <1150000>;
regulator-boot-on;
regulator-always-on;
};
ldo1_reg: regulator@3 {
2014-09-05 22:12:05 +01:00
regulator-name = "vio,vrtc,vdds";
2013-09-09 16:29:21 +02:00
regulator-always-on;
};
ldo2_reg: regulator@4 {
2014-09-05 22:12:05 +01:00
regulator-name = "vdd_3v3aux";
2013-09-09 16:29:21 +02:00
regulator-always-on;
};
ldo3_reg: regulator@5 {
2014-09-05 22:12:05 +01:00
regulator-name = "vdd_1v8";
2013-09-09 16:29:21 +02:00
regulator-always-on;
};
ldo4_reg: regulator@6 {
2014-09-05 22:12:05 +01:00
regulator-name = "vdd_3v3a";
2013-09-09 16:29:21 +02:00
regulator-always-on;
};
};
};
2021-08-06 02:09:56 +03:00
&cpsw_port1 {
2018-09-08 19:05:08 -05:00
phy-handle = <ðphy0>;
2013-09-09 16:29:21 +02:00
phy-mode = "mii";
2021-08-06 02:09:56 +03:00
ti,dual-emac-pvid = <1>;
2013-09-09 16:29:21 +02:00
};
2021-08-06 02:09:56 +03:00
&cpsw_port2 {
status = "disabled";
};
&mac_sw {
2013-09-09 16:29:21 +02:00
pinctrl-names = "default", "sleep";
pinctrl-0 = <&cpsw_default>;
pinctrl-1 = <&cpsw_sleep>;
2014-05-08 10:57:36 +02:00
status = "okay";
2013-09-09 16:29:21 +02:00
};
2021-08-06 02:09:56 +03:00
&davinci_mdio_sw {
2013-09-09 16:29:21 +02:00
pinctrl-names = "default", "sleep";
pinctrl-0 = <&davinci_mdio_default>;
pinctrl-1 = <&davinci_mdio_sleep>;
2018-09-08 19:05:08 -05:00
ethphy0: ethernet-phy@0 {
reg = <0>;
};
2013-09-09 16:29:21 +02:00
};
2013-09-12 20:35:32 +02:00
&mmc1 {
status = "okay";
2013-09-12 20:35:34 +02:00
bus-width = <0x4>;
2013-09-12 20:35:32 +02:00
pinctrl-names = "default";
pinctrl-0 = <&mmc1_pins>;
2015-10-12 14:37:10 +05:30
cd-gpios = <&gpio0 6 GPIO_ACTIVE_LOW>;
2013-09-12 20:35:32 +02:00
};
2015-02-25 13:52:41 -05:00
&aes {
status = "okay";
};
&sham {
status = "okay";
};
2016-10-27 11:18:06 +05:30
&rtc {
2018-08-31 18:14:49 +03:00
clocks = <&clk_32768_ck>, <&clk_24mhz_clkctrl AM3_CLK_24MHZ_CLKDIV32K_CLKCTRL 0>;
2016-10-27 11:18:06 +05:30
clock-names = "ext-clk", "int-clk";
2021-10-18 15:00:19 -07:00
system-power-controller;
2016-10-27 11:18:06 +05:30
};
2021-07-29 17:46:13 -05:00
&pruss_tm {
status = "okay";
};
2022-05-01 19:15:08 -07:00
&wkup_m3_ipc {
firmware-name = "am335x-bone-scale-data.bin";
};