2009-09-07 07:26:23 +04:00
/*
* Renesas SuperH DMA Engine support
*
* Copyright ( C ) 2009 Nobuhiro Iwamatsu < iwamatsu . nobuhiro @ renesas . com >
* Copyright ( C ) 2009 Renesas Solutions , Inc . All rights reserved .
*
* This is free software ; you can redistribute it and / or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation ; either version 2 of the License , or
* ( at your option ) any later version .
*
*/
# ifndef __DMA_SHDMA_H
# define __DMA_SHDMA_H
# include <linux/dmaengine.h>
2009-12-17 19:41:39 +03:00
# include <linux/interrupt.h>
# include <linux/list.h>
2009-09-07 07:26:23 +04:00
2011-05-24 14:31:28 +04:00
# define SH_DMAC_MAX_CHANNELS 20
2010-03-19 07:46:47 +03:00
# define SH_DMA_SLAVE_NUMBER 256
2009-09-07 07:26:23 +04:00
# define SH_DMA_TCR_MAX 0x00FFFFFF /* 16MB */
2009-12-17 19:41:39 +03:00
struct device ;
2009-09-07 07:26:23 +04:00
struct sh_dmae_chan {
dma_cookie_t completed_cookie ; /* The maximum cookie completed */
2009-12-10 20:35:07 +03:00
spinlock_t desc_lock ; /* Descriptor operation lock */
struct list_head ld_queue ; /* Link descriptors queue */
struct list_head ld_free ; /* Link descriptors free */
struct dma_chan common ; /* DMA common channel */
struct device * dev ; /* Channel device */
2009-09-07 07:26:23 +04:00
struct tasklet_struct tasklet ; /* Tasklet */
2009-12-10 20:35:07 +03:00
int descs_allocated ; /* desc count */
2010-02-03 17:46:41 +03:00
int xmit_shift ; /* log_2(bytes_per_xfer) */
2010-02-11 19:50:10 +03:00
int irq ;
2009-09-07 07:26:23 +04:00
int id ; /* Raw id of this channel */
2010-02-11 19:50:10 +03:00
u32 __iomem * base ;
2009-12-10 20:35:07 +03:00
char dev_id [ 16 ] ; /* unique name per DMAC of channel */
2011-04-29 21:09:25 +04:00
int pm_error ;
2009-09-07 07:26:23 +04:00
} ;
struct sh_dmae_device {
struct dma_device common ;
2010-02-11 19:50:14 +03:00
struct sh_dmae_chan * chan [ SH_DMAC_MAX_CHANNELS ] ;
2010-02-11 19:50:10 +03:00
struct sh_dmae_pdata * pdata ;
2010-12-17 13:16:10 +03:00
struct list_head node ;
2010-02-11 19:50:10 +03:00
u32 __iomem * chan_reg ;
u16 __iomem * dmars ;
2011-06-17 12:20:40 +04:00
unsigned int chcr_offset ;
2011-06-17 12:20:51 +04:00
u32 chcr_ie_bit ;
2009-09-07 07:26:23 +04:00
} ;
# define to_sh_chan(chan) container_of(chan, struct sh_dmae_chan, common)
# define to_sh_desc(lh) container_of(lh, struct sh_desc, node)
# define tx_to_sh_desc(tx) container_of(tx, struct sh_desc, async_tx)
2011-06-16 09:08:09 +04:00
# define to_sh_dev(chan) container_of(chan->common.device,\
struct sh_dmae_device , common )
2009-09-07 07:26:23 +04:00
# endif /* __DMA_SHDMA_H */