2021-03-02 03:31:21 +03:00
// SPDX-License-Identifier: (GPL-2.0-only OR BSD-3-Clause)
//
// This file is provided under a dual BSD/GPLv2 license. When using or
// redistributing this file, you may do so under either license.
//
// Copyright(c) 2018-2021 Intel Corporation. All rights reserved.
//
// Author: Liam Girdwood <liam.r.girdwood@linux.intel.com>
//
# include <linux/module.h>
# include <linux/pci.h>
# include <sound/soc-acpi.h>
# include <sound/soc-acpi-intel-match.h>
# include <sound/sof.h>
# include "../ops.h"
# include "../sof-pci-dev.h"
/* platform specific devices */
# include "hda.h"
static const struct sof_dev_desc tgl_desc = {
. machines = snd_soc_acpi_intel_tgl_machines ,
. alt_machines = snd_soc_acpi_intel_tgl_sdw_machines ,
. use_acpi_target_states = true ,
. resindex_lpe_base = 0 ,
. resindex_pcicfg_base = - 1 ,
. resindex_imr_base = - 1 ,
. irqindex_host_ipc = - 1 ,
. chip_info = & tgl_chip_info ,
2022-04-14 21:48:05 +03:00
. ipc_supported_mask = BIT ( SOF_IPC ) | BIT ( SOF_INTEL_IPC4 ) ,
. ipc_default = SOF_IPC ,
2022-04-14 21:48:04 +03:00
. default_fw_path = {
[ SOF_IPC ] = " intel/sof " ,
2022-04-14 21:48:05 +03:00
[ SOF_INTEL_IPC4 ] = " intel/avs/tgl " ,
2022-04-14 21:48:04 +03:00
} ,
. default_tplg_path = {
[ SOF_IPC ] = " intel/sof-tplg " ,
2022-04-14 21:48:05 +03:00
[ SOF_INTEL_IPC4 ] = " intel/avs-tplg " ,
2022-04-14 21:48:04 +03:00
} ,
2022-04-14 21:48:06 +03:00
. default_fw_filename = {
[ SOF_IPC ] = " sof-tgl.ri " ,
[ SOF_INTEL_IPC4 ] = " dsp_basefw.bin " ,
} ,
2021-03-02 03:31:21 +03:00
. nocodec_tplg_filename = " sof-tgl-nocodec.tplg " ,
. ops = & sof_tgl_ops ,
2022-04-14 21:48:11 +03:00
. ops_init = sof_tgl_ops_init ,
2021-03-02 03:31:21 +03:00
} ;
static const struct sof_dev_desc tglh_desc = {
. machines = snd_soc_acpi_intel_tgl_machines ,
. alt_machines = snd_soc_acpi_intel_tgl_sdw_machines ,
2021-04-12 19:15:18 +03:00
. use_acpi_target_states = true ,
2021-03-02 03:31:21 +03:00
. resindex_lpe_base = 0 ,
. resindex_pcicfg_base = - 1 ,
. resindex_imr_base = - 1 ,
. irqindex_host_ipc = - 1 ,
. chip_info = & tglh_chip_info ,
2022-04-14 21:48:05 +03:00
. ipc_supported_mask = BIT ( SOF_IPC ) | BIT ( SOF_INTEL_IPC4 ) ,
. ipc_default = SOF_IPC ,
2022-04-14 21:48:04 +03:00
. default_fw_path = {
[ SOF_IPC ] = " intel/sof " ,
2022-04-14 21:48:05 +03:00
[ SOF_INTEL_IPC4 ] = " intel/avs/tgl-h " ,
2022-04-14 21:48:04 +03:00
} ,
. default_tplg_path = {
[ SOF_IPC ] = " intel/sof-tplg " ,
2022-04-14 21:48:05 +03:00
[ SOF_INTEL_IPC4 ] = " intel/avs-tplg " ,
2022-04-14 21:48:04 +03:00
} ,
2022-04-14 21:48:06 +03:00
. default_fw_filename = {
[ SOF_IPC ] = " sof-tgl-h.ri " ,
[ SOF_INTEL_IPC4 ] = " dsp_basefw.bin " ,
} ,
2021-03-02 03:31:21 +03:00
. nocodec_tplg_filename = " sof-tgl-nocodec.tplg " ,
. ops = & sof_tgl_ops ,
2022-04-14 21:48:11 +03:00
. ops_init = sof_tgl_ops_init ,
2022-06-09 06:26:38 +03:00
. ops_free = hda_ops_free ,
2021-03-02 03:31:21 +03:00
} ;
static const struct sof_dev_desc ehl_desc = {
. machines = snd_soc_acpi_intel_ehl_machines ,
. use_acpi_target_states = true ,
. resindex_lpe_base = 0 ,
. resindex_pcicfg_base = - 1 ,
. resindex_imr_base = - 1 ,
. irqindex_host_ipc = - 1 ,
. chip_info = & ehl_chip_info ,
2022-04-14 21:48:05 +03:00
. ipc_supported_mask = BIT ( SOF_IPC ) | BIT ( SOF_INTEL_IPC4 ) ,
. ipc_default = SOF_IPC ,
2022-04-14 21:48:04 +03:00
. default_fw_path = {
[ SOF_IPC ] = " intel/sof " ,
2022-04-14 21:48:05 +03:00
[ SOF_INTEL_IPC4 ] = " intel/avs/ehl " ,
2022-04-14 21:48:04 +03:00
} ,
. default_tplg_path = {
[ SOF_IPC ] = " intel/sof-tplg " ,
2022-04-14 21:48:05 +03:00
[ SOF_INTEL_IPC4 ] = " intel/avs-tplg " ,
2022-04-14 21:48:04 +03:00
} ,
2022-04-14 21:48:06 +03:00
. default_fw_filename = {
[ SOF_IPC ] = " sof-ehl.ri " ,
[ SOF_INTEL_IPC4 ] = " dsp_basefw.bin " ,
} ,
2021-03-02 03:31:21 +03:00
. nocodec_tplg_filename = " sof-ehl-nocodec.tplg " ,
2021-03-22 19:37:23 +03:00
. ops = & sof_tgl_ops ,
2022-04-14 21:48:11 +03:00
. ops_init = sof_tgl_ops_init ,
2021-03-02 03:31:21 +03:00
} ;
static const struct sof_dev_desc adls_desc = {
. machines = snd_soc_acpi_intel_adl_machines ,
. alt_machines = snd_soc_acpi_intel_adl_sdw_machines ,
2021-04-12 19:15:18 +03:00
. use_acpi_target_states = true ,
2021-03-02 03:31:21 +03:00
. resindex_lpe_base = 0 ,
. resindex_pcicfg_base = - 1 ,
. resindex_imr_base = - 1 ,
. irqindex_host_ipc = - 1 ,
. chip_info = & adls_chip_info ,
2022-04-14 21:48:05 +03:00
. ipc_supported_mask = BIT ( SOF_IPC ) | BIT ( SOF_INTEL_IPC4 ) ,
. ipc_default = SOF_IPC ,
2022-04-14 21:48:04 +03:00
. default_fw_path = {
[ SOF_IPC ] = " intel/sof " ,
2022-04-14 21:48:05 +03:00
[ SOF_INTEL_IPC4 ] = " intel/avs/adl-s " ,
2022-04-14 21:48:04 +03:00
} ,
. default_tplg_path = {
[ SOF_IPC ] = " intel/sof-tplg " ,
2022-04-14 21:48:05 +03:00
[ SOF_INTEL_IPC4 ] = " intel/avs-tplg " ,
2022-04-14 21:48:04 +03:00
} ,
2022-04-14 21:48:06 +03:00
. default_fw_filename = {
[ SOF_IPC ] = " sof-adl-s.ri " ,
[ SOF_INTEL_IPC4 ] = " dsp_basefw.bin " ,
} ,
2021-03-02 03:31:21 +03:00
. nocodec_tplg_filename = " sof-adl-nocodec.tplg " ,
. ops = & sof_tgl_ops ,
2022-04-14 21:48:11 +03:00
. ops_init = sof_tgl_ops_init ,
2021-03-02 03:31:21 +03:00
} ;
2021-04-12 19:15:19 +03:00
static const struct sof_dev_desc adl_desc = {
. machines = snd_soc_acpi_intel_adl_machines ,
. alt_machines = snd_soc_acpi_intel_adl_sdw_machines ,
2021-07-12 23:16:20 +03:00
. use_acpi_target_states = true ,
2021-04-12 19:15:19 +03:00
. resindex_lpe_base = 0 ,
. resindex_pcicfg_base = - 1 ,
. resindex_imr_base = - 1 ,
. irqindex_host_ipc = - 1 ,
. chip_info = & tgl_chip_info ,
2022-04-14 21:48:05 +03:00
. ipc_supported_mask = BIT ( SOF_IPC ) | BIT ( SOF_INTEL_IPC4 ) ,
. ipc_default = SOF_IPC ,
2022-04-14 21:48:04 +03:00
. default_fw_path = {
[ SOF_IPC ] = " intel/sof " ,
2022-04-14 21:48:05 +03:00
[ SOF_INTEL_IPC4 ] = " intel/avs/adl " ,
2022-04-14 21:48:04 +03:00
} ,
. default_tplg_path = {
[ SOF_IPC ] = " intel/sof-tplg " ,
2022-04-14 21:48:05 +03:00
[ SOF_INTEL_IPC4 ] = " intel/avs-tplg " ,
2022-04-14 21:48:04 +03:00
} ,
2022-04-14 21:48:06 +03:00
. default_fw_filename = {
[ SOF_IPC ] = " sof-adl.ri " ,
[ SOF_INTEL_IPC4 ] = " dsp_basefw.bin " ,
} ,
2021-04-12 19:15:19 +03:00
. nocodec_tplg_filename = " sof-adl-nocodec.tplg " ,
. ops = & sof_tgl_ops ,
2022-04-14 21:48:11 +03:00
. ops_init = sof_tgl_ops_init ,
2021-04-12 19:15:19 +03:00
} ;
2021-03-02 03:31:21 +03:00
/* PCI IDs */
static const struct pci_device_id sof_pci_ids [ ] = {
{ PCI_DEVICE ( 0x8086 , 0xa0c8 ) , /* TGL-LP */
. driver_data = ( unsigned long ) & tgl_desc } ,
{ PCI_DEVICE ( 0x8086 , 0x43c8 ) , /* TGL-H */
. driver_data = ( unsigned long ) & tglh_desc } ,
{ PCI_DEVICE ( 0x8086 , 0x4b55 ) , /* EHL */
. driver_data = ( unsigned long ) & ehl_desc } ,
{ PCI_DEVICE ( 0x8086 , 0x4b58 ) , /* EHL */
. driver_data = ( unsigned long ) & ehl_desc } ,
{ PCI_DEVICE ( 0x8086 , 0x7ad0 ) , /* ADL-S */
. driver_data = ( unsigned long ) & adls_desc } ,
2022-03-04 23:57:24 +03:00
{ PCI_DEVICE ( 0x8086 , 0x7a50 ) , /* RPL-S */
. driver_data = ( unsigned long ) & adls_desc } ,
2021-03-02 03:31:21 +03:00
{ PCI_DEVICE ( 0x8086 , 0x51c8 ) , /* ADL-P */
2021-04-12 19:15:19 +03:00
. driver_data = ( unsigned long ) & adl_desc } ,
2021-12-03 20:15:42 +03:00
{ PCI_DEVICE ( 0x8086 , 0x51cd ) , /* ADL-P */
. driver_data = ( unsigned long ) & adl_desc } ,
2022-04-21 19:33:57 +03:00
{ PCI_DEVICE ( 0x8086 , 0x51c9 ) , /* ADL-PS */
. driver_data = ( unsigned long ) & adl_desc } ,
2022-04-21 19:33:58 +03:00
{ PCI_DEVICE ( 0x8086 , 0x51ca ) , /* RPL-P */
. driver_data = ( unsigned long ) & adl_desc } ,
{ PCI_DEVICE ( 0x8086 , 0x51cb ) , /* RPL-P */
. driver_data = ( unsigned long ) & adl_desc } ,
2021-05-28 21:41:53 +03:00
{ PCI_DEVICE ( 0x8086 , 0x51cc ) , /* ADL-M */
. driver_data = ( unsigned long ) & adl_desc } ,
2021-12-03 20:15:41 +03:00
{ PCI_DEVICE ( 0x8086 , 0x54c8 ) , /* ADL-N */
. driver_data = ( unsigned long ) & adl_desc } ,
2021-03-02 03:31:21 +03:00
{ 0 , }
} ;
MODULE_DEVICE_TABLE ( pci , sof_pci_ids ) ;
/* pci_driver definition */
static struct pci_driver snd_sof_pci_intel_tgl_driver = {
. name = " sof-audio-pci-intel-tgl " ,
. id_table = sof_pci_ids ,
2021-03-02 03:31:22 +03:00
. probe = hda_pci_intel_probe ,
2021-03-02 03:31:21 +03:00
. remove = sof_pci_remove ,
. shutdown = sof_pci_shutdown ,
. driver = {
. pm = & sof_pci_pm ,
} ,
} ;
module_pci_driver ( snd_sof_pci_intel_tgl_driver ) ;
MODULE_LICENSE ( " Dual BSD/GPL " ) ;
MODULE_IMPORT_NS ( SND_SOC_SOF_INTEL_HDA_COMMON ) ;
MODULE_IMPORT_NS ( SND_SOC_SOF_PCI_DEV ) ;