2013-04-09 12:41:24 -04:00
/*
* Copyright 2012 Advanced Micro Devices , Inc .
*
* Permission is hereby granted , free of charge , to any person obtaining a
* copy of this software and associated documentation files ( the " Software " ) ,
* to deal in the Software without restriction , including without limitation
* the rights to use , copy , modify , merge , publish , distribute , sublicense ,
* and / or sell copies of the Software , and to permit persons to whom the
* Software is furnished to do so , subject to the following conditions :
*
* The above copyright notice and this permission notice shall be included in
* all copies or substantial portions of the Software .
*
* THE SOFTWARE IS PROVIDED " AS IS " , WITHOUT WARRANTY OF ANY KIND , EXPRESS OR
* IMPLIED , INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY ,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT . IN NO EVENT SHALL
* THE COPYRIGHT HOLDER ( S ) OR AUTHOR ( S ) BE LIABLE FOR ANY CLAIM , DAMAGES OR
* OTHER LIABILITY , WHETHER IN AN ACTION OF CONTRACT , TORT OR OTHERWISE ,
* ARISING FROM , OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
* OTHER DEALINGS IN THE SOFTWARE .
*
* Authors : Alex Deucher
*/
# ifndef CIK_H
# define CIK_H
# define BONAIRE_GB_ADDR_CONFIG_GOLDEN 0x12010001
# define CIK_RB_BITMAP_WIDTH_PER_SH 2
2013-04-09 12:45:26 -04:00
# define VGA_HDP_CONTROL 0x328
# define VGA_MEMORY_DISABLE (1 << 4)
2013-04-09 12:41:24 -04:00
# define DMIF_ADDR_CALC 0xC00
2013-04-09 12:45:26 -04:00
# define SRBM_GFX_CNTL 0xE44
# define PIPEID(x) ((x) << 0)
# define MEID(x) ((x) << 2)
# define VMID(x) ((x) << 4)
# define QUEUEID(x) ((x) << 8)
2013-04-09 12:43:41 -04:00
# define SRBM_STATUS2 0xE4C
# define SRBM_STATUS 0xE50
2013-04-09 12:45:26 -04:00
# define VM_L2_CNTL 0x1400
# define ENABLE_L2_CACHE (1 << 0)
# define ENABLE_L2_FRAGMENT_PROCESSING (1 << 1)
# define L2_CACHE_PTE_ENDIAN_SWAP_MODE(x) ((x) << 2)
# define L2_CACHE_PDE_ENDIAN_SWAP_MODE(x) ((x) << 4)
# define ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE (1 << 9)
# define ENABLE_L2_PDE0_CACHE_LRU_UPDATE_BY_WRITE (1 << 10)
# define EFFECTIVE_L2_QUEUE_SIZE(x) (((x) & 7) << 15)
# define CONTEXT1_IDENTITY_ACCESS_MODE(x) (((x) & 3) << 19)
# define VM_L2_CNTL2 0x1404
# define INVALIDATE_ALL_L1_TLBS (1 << 0)
# define INVALIDATE_L2_CACHE (1 << 1)
# define INVALIDATE_CACHE_MODE(x) ((x) << 26)
# define INVALIDATE_PTE_AND_PDE_CACHES 0
# define INVALIDATE_ONLY_PTE_CACHES 1
# define INVALIDATE_ONLY_PDE_CACHES 2
# define VM_L2_CNTL3 0x1408
# define BANK_SELECT(x) ((x) << 0)
# define L2_CACHE_UPDATE_MODE(x) ((x) << 6)
# define L2_CACHE_BIGK_FRAGMENT_SIZE(x) ((x) << 15)
# define L2_CACHE_BIGK_ASSOCIATIVITY (1 << 20)
# define VM_L2_STATUS 0x140C
# define L2_BUSY (1 << 0)
# define VM_CONTEXT0_CNTL 0x1410
# define ENABLE_CONTEXT (1 << 0)
# define PAGE_TABLE_DEPTH(x) (((x) & 3) << 1)
2012-09-18 16:06:01 -04:00
# define RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT (1 << 3)
2013-04-09 12:45:26 -04:00
# define RANGE_PROTECTION_FAULT_ENABLE_DEFAULT (1 << 4)
2012-09-18 16:06:01 -04:00
# define DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT (1 << 6)
# define DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT (1 << 7)
# define PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT (1 << 9)
# define PDE0_PROTECTION_FAULT_ENABLE_DEFAULT (1 << 10)
# define VALID_PROTECTION_FAULT_ENABLE_INTERRUPT (1 << 12)
# define VALID_PROTECTION_FAULT_ENABLE_DEFAULT (1 << 13)
# define READ_PROTECTION_FAULT_ENABLE_INTERRUPT (1 << 15)
# define READ_PROTECTION_FAULT_ENABLE_DEFAULT (1 << 16)
# define WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT (1 << 18)
# define WRITE_PROTECTION_FAULT_ENABLE_DEFAULT (1 << 19)
2013-04-09 12:45:26 -04:00
# define VM_CONTEXT1_CNTL 0x1414
# define VM_CONTEXT0_CNTL2 0x1430
# define VM_CONTEXT1_CNTL2 0x1434
# define VM_CONTEXT8_PAGE_TABLE_BASE_ADDR 0x1438
# define VM_CONTEXT9_PAGE_TABLE_BASE_ADDR 0x143c
# define VM_CONTEXT10_PAGE_TABLE_BASE_ADDR 0x1440
# define VM_CONTEXT11_PAGE_TABLE_BASE_ADDR 0x1444
# define VM_CONTEXT12_PAGE_TABLE_BASE_ADDR 0x1448
# define VM_CONTEXT13_PAGE_TABLE_BASE_ADDR 0x144c
# define VM_CONTEXT14_PAGE_TABLE_BASE_ADDR 0x1450
# define VM_CONTEXT15_PAGE_TABLE_BASE_ADDR 0x1454
# define VM_INVALIDATE_REQUEST 0x1478
# define VM_INVALIDATE_RESPONSE 0x147c
2012-09-06 14:24:48 -04:00
# define VM_CONTEXT1_PROTECTION_FAULT_STATUS 0x14DC
# define VM_CONTEXT1_PROTECTION_FAULT_ADDR 0x14FC
2013-04-09 12:45:26 -04:00
# define VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR 0x1518
# define VM_CONTEXT1_PROTECTION_FAULT_DEFAULT_ADDR 0x151c
# define VM_CONTEXT0_PAGE_TABLE_BASE_ADDR 0x153c
# define VM_CONTEXT1_PAGE_TABLE_BASE_ADDR 0x1540
# define VM_CONTEXT2_PAGE_TABLE_BASE_ADDR 0x1544
# define VM_CONTEXT3_PAGE_TABLE_BASE_ADDR 0x1548
# define VM_CONTEXT4_PAGE_TABLE_BASE_ADDR 0x154c
# define VM_CONTEXT5_PAGE_TABLE_BASE_ADDR 0x1550
# define VM_CONTEXT6_PAGE_TABLE_BASE_ADDR 0x1554
# define VM_CONTEXT7_PAGE_TABLE_BASE_ADDR 0x1558
# define VM_CONTEXT0_PAGE_TABLE_START_ADDR 0x155c
# define VM_CONTEXT1_PAGE_TABLE_START_ADDR 0x1560
# define VM_CONTEXT0_PAGE_TABLE_END_ADDR 0x157C
# define VM_CONTEXT1_PAGE_TABLE_END_ADDR 0x1580
2013-04-09 12:41:24 -04:00
# define MC_SHARED_CHMAP 0x2004
# define NOOFCHAN_SHIFT 12
# define NOOFCHAN_MASK 0x0000f000
# define MC_SHARED_CHREMAP 0x2008
2013-04-09 12:45:26 -04:00
# define CHUB_CONTROL 0x1864
# define BYPASS_VM (1 << 0)
# define MC_VM_FB_LOCATION 0x2024
# define MC_VM_AGP_TOP 0x2028
# define MC_VM_AGP_BOT 0x202C
# define MC_VM_AGP_BASE 0x2030
# define MC_VM_SYSTEM_APERTURE_LOW_ADDR 0x2034
# define MC_VM_SYSTEM_APERTURE_HIGH_ADDR 0x2038
# define MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR 0x203C
# define MC_VM_MX_L1_TLB_CNTL 0x2064
# define ENABLE_L1_TLB (1 << 0)
# define ENABLE_L1_FRAGMENT_PROCESSING (1 << 1)
# define SYSTEM_ACCESS_MODE_PA_ONLY (0 << 3)
# define SYSTEM_ACCESS_MODE_USE_SYS_MAP (1 << 3)
# define SYSTEM_ACCESS_MODE_IN_SYS (2 << 3)
# define SYSTEM_ACCESS_MODE_NOT_IN_SYS (3 << 3)
# define SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU (0 << 5)
# define ENABLE_ADVANCED_DRIVER_MODEL (1 << 6)
# define MC_VM_FB_OFFSET 0x2068
2012-06-29 19:44:04 -04:00
# define MC_SHARED_BLACKOUT_CNTL 0x20ac
2013-04-09 12:41:24 -04:00
# define MC_ARB_RAMCFG 0x2760
# define NOOFBANK_SHIFT 0
# define NOOFBANK_MASK 0x00000003
# define NOOFRANK_SHIFT 2
# define NOOFRANK_MASK 0x00000004
# define NOOFROWS_SHIFT 3
# define NOOFROWS_MASK 0x00000038
# define NOOFCOLS_SHIFT 6
# define NOOFCOLS_MASK 0x000000C0
# define CHANSIZE_SHIFT 8
# define CHANSIZE_MASK 0x00000100
# define NOOFGROUPS_SHIFT 12
# define NOOFGROUPS_MASK 0x00001000
2012-06-29 19:44:04 -04:00
# define MC_SEQ_SUP_CNTL 0x28c8
# define RUN_MASK (1 << 0)
# define MC_SEQ_SUP_PGM 0x28cc
# define MC_SEQ_TRAIN_WAKEUP_CNTL 0x28e8
# define TRAIN_DONE_D0 (1 << 30)
# define TRAIN_DONE_D1 (1 << 31)
# define MC_IO_PAD_CNTL_D0 0x29d0
# define MEM_FALL_OUT_CMD (1 << 8)
# define MC_SEQ_IO_DEBUG_INDEX 0x2a44
# define MC_SEQ_IO_DEBUG_DATA 0x2a48
2013-04-09 12:41:24 -04:00
# define HDP_HOST_PATH_CNTL 0x2C00
# define HDP_NONSURFACE_BASE 0x2C04
# define HDP_NONSURFACE_INFO 0x2C08
# define HDP_NONSURFACE_SIZE 0x2C0C
# define HDP_ADDR_CONFIG 0x2F48
# define HDP_MISC_CNTL 0x2F4C
# define HDP_FLUSH_INVALIDATE_CACHE (1 << 0)
2012-11-09 10:45:57 -05:00
# define IH_RB_CNTL 0x3e00
# define IH_RB_ENABLE (1 << 0)
# define IH_RB_SIZE(x) ((x) << 1) /* log2 */
# define IH_RB_FULL_DRAIN_ENABLE (1 << 6)
# define IH_WPTR_WRITEBACK_ENABLE (1 << 8)
# define IH_WPTR_WRITEBACK_TIMER(x) ((x) << 9) /* log2 */
# define IH_WPTR_OVERFLOW_ENABLE (1 << 16)
# define IH_WPTR_OVERFLOW_CLEAR (1 << 31)
# define IH_RB_BASE 0x3e04
# define IH_RB_RPTR 0x3e08
# define IH_RB_WPTR 0x3e0c
# define RB_OVERFLOW (1 << 0)
# define WPTR_OFFSET_MASK 0x3fffc
# define IH_RB_WPTR_ADDR_HI 0x3e10
# define IH_RB_WPTR_ADDR_LO 0x3e14
# define IH_CNTL 0x3e18
# define ENABLE_INTR (1 << 0)
# define IH_MC_SWAP(x) ((x) << 1)
# define IH_MC_SWAP_NONE 0
# define IH_MC_SWAP_16BIT 1
# define IH_MC_SWAP_32BIT 2
# define IH_MC_SWAP_64BIT 3
# define RPTR_REARM (1 << 4)
# define MC_WRREQ_CREDIT(x) ((x) << 15)
# define MC_WR_CLEAN_CNT(x) ((x) << 20)
# define MC_VMID(x) ((x) << 25)
2013-04-09 12:45:26 -04:00
# define CONFIG_MEMSIZE 0x5428
2012-11-09 10:45:57 -05:00
# define INTERRUPT_CNTL 0x5468
# define IH_DUMMY_RD_OVERRIDE (1 << 0)
# define IH_DUMMY_RD_EN (1 << 1)
# define IH_REQ_NONSNOOP_EN (1 << 3)
# define GEN_IH_INT_EN (1 << 8)
# define INTERRUPT_CNTL2 0x546c
2013-04-09 12:45:26 -04:00
# define HDP_MEM_COHERENCY_FLUSH_CNTL 0x5480
2013-04-09 12:41:24 -04:00
# define BIF_FB_EN 0x5490
# define FB_READ_EN (1 << 0)
# define FB_WRITE_EN (1 << 1)
2013-04-09 12:45:26 -04:00
# define HDP_REG_COHERENCY_FLUSH_CNTL 0x54A0
2012-07-05 11:45:40 -04:00
# define GPU_HDP_FLUSH_REQ 0x54DC
# define GPU_HDP_FLUSH_DONE 0x54E0
# define CP0 (1 << 0)
# define CP1 (1 << 1)
# define CP2 (1 << 2)
# define CP3 (1 << 3)
# define CP4 (1 << 4)
# define CP5 (1 << 5)
# define CP6 (1 << 6)
# define CP7 (1 << 7)
# define CP8 (1 << 8)
# define CP9 (1 << 9)
# define SDMA0 (1 << 10)
# define SDMA1 (1 << 11)
2012-11-09 10:45:57 -05:00
/* 0x6b24, 0x7724, 0x10324, 0x10f24, 0x11b24, 0x12724 */
# define LB_VLINE_STATUS 0x6b24
# define VLINE_OCCURRED (1 << 0)
# define VLINE_ACK (1 << 4)
# define VLINE_STAT (1 << 12)
# define VLINE_INTERRUPT (1 << 16)
# define VLINE_INTERRUPT_TYPE (1 << 17)
/* 0x6b2c, 0x772c, 0x1032c, 0x10f2c, 0x11b2c, 0x1272c */
# define LB_VBLANK_STATUS 0x6b2c
# define VBLANK_OCCURRED (1 << 0)
# define VBLANK_ACK (1 << 4)
# define VBLANK_STAT (1 << 12)
# define VBLANK_INTERRUPT (1 << 16)
# define VBLANK_INTERRUPT_TYPE (1 << 17)
/* 0x6b20, 0x7720, 0x10320, 0x10f20, 0x11b20, 0x12720 */
# define LB_INTERRUPT_MASK 0x6b20
# define VBLANK_INTERRUPT_MASK (1 << 0)
# define VLINE_INTERRUPT_MASK (1 << 4)
# define VLINE2_INTERRUPT_MASK (1 << 8)
# define DISP_INTERRUPT_STATUS 0x60f4
# define LB_D1_VLINE_INTERRUPT (1 << 2)
# define LB_D1_VBLANK_INTERRUPT (1 << 3)
# define DC_HPD1_INTERRUPT (1 << 17)
# define DC_HPD1_RX_INTERRUPT (1 << 18)
# define DACA_AUTODETECT_INTERRUPT (1 << 22)
# define DACB_AUTODETECT_INTERRUPT (1 << 23)
# define DC_I2C_SW_DONE_INTERRUPT (1 << 24)
# define DC_I2C_HW_DONE_INTERRUPT (1 << 25)
# define DISP_INTERRUPT_STATUS_CONTINUE 0x60f8
# define LB_D2_VLINE_INTERRUPT (1 << 2)
# define LB_D2_VBLANK_INTERRUPT (1 << 3)
# define DC_HPD2_INTERRUPT (1 << 17)
# define DC_HPD2_RX_INTERRUPT (1 << 18)
# define DISP_TIMER_INTERRUPT (1 << 24)
# define DISP_INTERRUPT_STATUS_CONTINUE2 0x60fc
# define LB_D3_VLINE_INTERRUPT (1 << 2)
# define LB_D3_VBLANK_INTERRUPT (1 << 3)
# define DC_HPD3_INTERRUPT (1 << 17)
# define DC_HPD3_RX_INTERRUPT (1 << 18)
# define DISP_INTERRUPT_STATUS_CONTINUE3 0x6100
# define LB_D4_VLINE_INTERRUPT (1 << 2)
# define LB_D4_VBLANK_INTERRUPT (1 << 3)
# define DC_HPD4_INTERRUPT (1 << 17)
# define DC_HPD4_RX_INTERRUPT (1 << 18)
# define DISP_INTERRUPT_STATUS_CONTINUE4 0x614c
# define LB_D5_VLINE_INTERRUPT (1 << 2)
# define LB_D5_VBLANK_INTERRUPT (1 << 3)
# define DC_HPD5_INTERRUPT (1 << 17)
# define DC_HPD5_RX_INTERRUPT (1 << 18)
# define DISP_INTERRUPT_STATUS_CONTINUE5 0x6150
# define LB_D6_VLINE_INTERRUPT (1 << 2)
# define LB_D6_VBLANK_INTERRUPT (1 << 3)
# define DC_HPD6_INTERRUPT (1 << 17)
# define DC_HPD6_RX_INTERRUPT (1 << 18)
# define DISP_INTERRUPT_STATUS_CONTINUE6 0x6780
# define DAC_AUTODETECT_INT_CONTROL 0x67c8
# define DC_HPD1_INT_STATUS 0x601c
# define DC_HPD2_INT_STATUS 0x6028
# define DC_HPD3_INT_STATUS 0x6034
# define DC_HPD4_INT_STATUS 0x6040
# define DC_HPD5_INT_STATUS 0x604c
# define DC_HPD6_INT_STATUS 0x6058
# define DC_HPDx_INT_STATUS (1 << 0)
# define DC_HPDx_SENSE (1 << 1)
# define DC_HPDx_SENSE_DELAYED (1 << 4)
# define DC_HPDx_RX_INT_STATUS (1 << 8)
# define DC_HPD1_INT_CONTROL 0x6020
# define DC_HPD2_INT_CONTROL 0x602c
# define DC_HPD3_INT_CONTROL 0x6038
# define DC_HPD4_INT_CONTROL 0x6044
# define DC_HPD5_INT_CONTROL 0x6050
# define DC_HPD6_INT_CONTROL 0x605c
# define DC_HPDx_INT_ACK (1 << 0)
# define DC_HPDx_INT_POLARITY (1 << 8)
# define DC_HPDx_INT_EN (1 << 16)
# define DC_HPDx_RX_INT_ACK (1 << 20)
# define DC_HPDx_RX_INT_EN (1 << 24)
# define DC_HPD1_CONTROL 0x6024
# define DC_HPD2_CONTROL 0x6030
# define DC_HPD3_CONTROL 0x603c
# define DC_HPD4_CONTROL 0x6048
# define DC_HPD5_CONTROL 0x6054
# define DC_HPD6_CONTROL 0x6060
# define DC_HPDx_CONNECTION_TIMER(x) ((x) << 0)
# define DC_HPDx_RX_INT_TIMER(x) ((x) << 16)
# define DC_HPDx_EN (1 << 28)
2013-04-09 12:41:24 -04:00
# define GRBM_CNTL 0x8000
# define GRBM_READ_TIMEOUT(x) ((x) << 0)
2013-04-09 12:43:41 -04:00
# define GRBM_STATUS2 0x8008
# define ME0PIPE1_CMDFIFO_AVAIL_MASK 0x0000000F
# define ME0PIPE1_CF_RQ_PENDING (1 << 4)
# define ME0PIPE1_PF_RQ_PENDING (1 << 5)
# define ME1PIPE0_RQ_PENDING (1 << 6)
# define ME1PIPE1_RQ_PENDING (1 << 7)
# define ME1PIPE2_RQ_PENDING (1 << 8)
# define ME1PIPE3_RQ_PENDING (1 << 9)
# define ME2PIPE0_RQ_PENDING (1 << 10)
# define ME2PIPE1_RQ_PENDING (1 << 11)
# define ME2PIPE2_RQ_PENDING (1 << 12)
# define ME2PIPE3_RQ_PENDING (1 << 13)
# define RLC_RQ_PENDING (1 << 14)
# define RLC_BUSY (1 << 24)
# define TC_BUSY (1 << 25)
# define CPF_BUSY (1 << 28)
# define CPC_BUSY (1 << 29)
# define CPG_BUSY (1 << 30)
# define GRBM_STATUS 0x8010
# define ME0PIPE0_CMDFIFO_AVAIL_MASK 0x0000000F
# define SRBM_RQ_PENDING (1 << 5)
# define ME0PIPE0_CF_RQ_PENDING (1 << 7)
# define ME0PIPE0_PF_RQ_PENDING (1 << 8)
# define GDS_DMA_RQ_PENDING (1 << 9)
# define DB_CLEAN (1 << 12)
# define CB_CLEAN (1 << 13)
# define TA_BUSY (1 << 14)
# define GDS_BUSY (1 << 15)
# define WD_BUSY_NO_DMA (1 << 16)
# define VGT_BUSY (1 << 17)
# define IA_BUSY_NO_DMA (1 << 18)
# define IA_BUSY (1 << 19)
# define SX_BUSY (1 << 20)
# define WD_BUSY (1 << 21)
# define SPI_BUSY (1 << 22)
# define BCI_BUSY (1 << 23)
# define SC_BUSY (1 << 24)
# define PA_BUSY (1 << 25)
# define DB_BUSY (1 << 26)
# define CP_COHERENCY_BUSY (1 << 28)
# define CP_BUSY (1 << 29)
# define CB_BUSY (1 << 30)
# define GUI_ACTIVE (1 << 31)
# define GRBM_STATUS_SE0 0x8014
# define GRBM_STATUS_SE1 0x8018
# define GRBM_STATUS_SE2 0x8038
# define GRBM_STATUS_SE3 0x803C
# define SE_DB_CLEAN (1 << 1)
# define SE_CB_CLEAN (1 << 2)
# define SE_BCI_BUSY (1 << 22)
# define SE_VGT_BUSY (1 << 23)
# define SE_PA_BUSY (1 << 24)
# define SE_TA_BUSY (1 << 25)
# define SE_SX_BUSY (1 << 26)
# define SE_SPI_BUSY (1 << 27)
# define SE_SC_BUSY (1 << 29)
# define SE_DB_BUSY (1 << 30)
# define SE_CB_BUSY (1 << 31)
# define GRBM_SOFT_RESET 0x8020
# define SOFT_RESET_CP (1 << 0) /* All CP blocks */
# define SOFT_RESET_RLC (1 << 2) /* RLC */
# define SOFT_RESET_GFX (1 << 16) /* GFX */
# define SOFT_RESET_CPF (1 << 17) /* CP fetcher shared by gfx and compute */
# define SOFT_RESET_CPC (1 << 18) /* CP Compute (MEC1/2) */
# define SOFT_RESET_CPG (1 << 19) /* CP GFX (PFP, ME, CE) */
2012-11-09 10:45:57 -05:00
# define GRBM_INT_CNTL 0x8060
# define RDERR_INT_ENABLE (1 << 0)
# define GUI_IDLE_INT_ENABLE (1 << 19)
2013-04-09 12:43:41 -04:00
# define CP_MEC_CNTL 0x8234
# define MEC_ME2_HALT (1 << 28)
# define MEC_ME1_HALT (1 << 30)
2012-12-18 21:47:44 -05:00
# define CP_MEC_CNTL 0x8234
# define MEC_ME2_HALT (1 << 28)
# define MEC_ME1_HALT (1 << 30)
2013-04-09 12:43:41 -04:00
# define CP_ME_CNTL 0x86D8
# define CP_CE_HALT (1 << 24)
# define CP_PFP_HALT (1 << 26)
# define CP_ME_HALT (1 << 28)
2012-12-18 21:47:44 -05:00
# define CP_RB0_RPTR 0x8700
# define CP_RB_WPTR_DELAY 0x8704
2013-04-09 12:41:24 -04:00
# define CP_MEQ_THRESHOLDS 0x8764
# define MEQ1_START(x) ((x) << 0)
# define MEQ2_START(x) ((x) << 8)
# define VGT_VTX_VECT_EJECT_REG 0x88B0
# define VGT_CACHE_INVALIDATION 0x88C4
# define CACHE_INVALIDATION(x) ((x) << 0)
# define VC_ONLY 0
# define TC_ONLY 1
# define VC_AND_TC 2
# define AUTO_INVLD_EN(x) ((x) << 6)
# define NO_AUTO 0
# define ES_AUTO 1
# define GS_AUTO 2
# define ES_AND_GS_AUTO 3
# define VGT_GS_VERTEX_REUSE 0x88D4
# define CC_GC_SHADER_ARRAY_CONFIG 0x89bc
# define INACTIVE_CUS_MASK 0xFFFF0000
# define INACTIVE_CUS_SHIFT 16
# define GC_USER_SHADER_ARRAY_CONFIG 0x89c0
# define PA_CL_ENHANCE 0x8A14
# define CLIP_VTX_REORDER_ENA (1 << 0)
# define NUM_CLIP_SEQ(x) ((x) << 1)
# define PA_SC_FORCE_EOV_MAX_CNTS 0x8B24
# define FORCE_EOV_MAX_CLK_CNT(x) ((x) << 0)
# define FORCE_EOV_MAX_REZ_CNT(x) ((x) << 16)
# define PA_SC_FIFO_SIZE 0x8BCC
# define SC_FRONTEND_PRIM_FIFO_SIZE(x) ((x) << 0)
# define SC_BACKEND_PRIM_FIFO_SIZE(x) ((x) << 6)
# define SC_HIZ_TILE_FIFO_SIZE(x) ((x) << 15)
# define SC_EARLYZ_TILE_FIFO_SIZE(x) ((x) << 23)
# define PA_SC_ENHANCE 0x8BF0
# define ENABLE_PA_SC_OUT_OF_ORDER (1 << 0)
# define DISABLE_PA_SC_GUIDANCE (1 << 13)
# define SQ_CONFIG 0x8C00
2013-04-09 12:45:26 -04:00
# define SH_MEM_BASES 0x8C28
/* if PTR32, these are the bases for scratch and lds */
# define PRIVATE_BASE(x) ((x) << 0) /* scratch */
# define SHARED_BASE(x) ((x) << 16) /* LDS */
# define SH_MEM_APE1_BASE 0x8C2C
/* if PTR32, this is the base location of GPUVM */
# define SH_MEM_APE1_LIMIT 0x8C30
/* if PTR32, this is the upper limit of GPUVM */
# define SH_MEM_CONFIG 0x8C34
# define PTR32 (1 << 0)
# define ALIGNMENT_MODE(x) ((x) << 2)
# define SH_MEM_ALIGNMENT_MODE_DWORD 0
# define SH_MEM_ALIGNMENT_MODE_DWORD_STRICT 1
# define SH_MEM_ALIGNMENT_MODE_STRICT 2
# define SH_MEM_ALIGNMENT_MODE_UNALIGNED 3
# define DEFAULT_MTYPE(x) ((x) << 4)
# define APE1_MTYPE(x) ((x) << 7)
2013-04-09 12:41:24 -04:00
# define SX_DEBUG_1 0x9060
# define SPI_CONFIG_CNTL 0x9100
# define SPI_CONFIG_CNTL_1 0x913C
# define VTX_DONE_DELAY(x) ((x) << 0)
# define INTERP_ONE_PRIM_PER_ROW (1 << 4)
# define TA_CNTL_AUX 0x9508
# define DB_DEBUG 0x9830
# define DB_DEBUG2 0x9834
# define DB_DEBUG3 0x9838
# define CC_RB_BACKEND_DISABLE 0x98F4
# define BACKEND_DISABLE(x) ((x) << 16)
# define GB_ADDR_CONFIG 0x98F8
# define NUM_PIPES(x) ((x) << 0)
# define NUM_PIPES_MASK 0x00000007
# define NUM_PIPES_SHIFT 0
# define PIPE_INTERLEAVE_SIZE(x) ((x) << 4)
# define PIPE_INTERLEAVE_SIZE_MASK 0x00000070
# define PIPE_INTERLEAVE_SIZE_SHIFT 4
# define NUM_SHADER_ENGINES(x) ((x) << 12)
# define NUM_SHADER_ENGINES_MASK 0x00003000
# define NUM_SHADER_ENGINES_SHIFT 12
# define SHADER_ENGINE_TILE_SIZE(x) ((x) << 16)
# define SHADER_ENGINE_TILE_SIZE_MASK 0x00070000
# define SHADER_ENGINE_TILE_SIZE_SHIFT 16
# define ROW_SIZE(x) ((x) << 28)
# define ROW_SIZE_MASK 0x30000000
# define ROW_SIZE_SHIFT 28
# define GB_TILE_MODE0 0x9910
# define ARRAY_MODE(x) ((x) << 2)
# define ARRAY_LINEAR_GENERAL 0
# define ARRAY_LINEAR_ALIGNED 1
# define ARRAY_1D_TILED_THIN1 2
# define ARRAY_2D_TILED_THIN1 4
# define ARRAY_PRT_TILED_THIN1 5
# define ARRAY_PRT_2D_TILED_THIN1 6
# define PIPE_CONFIG(x) ((x) << 6)
# define ADDR_SURF_P2 0
# define ADDR_SURF_P4_8x16 4
# define ADDR_SURF_P4_16x16 5
# define ADDR_SURF_P4_16x32 6
# define ADDR_SURF_P4_32x32 7
# define ADDR_SURF_P8_16x16_8x16 8
# define ADDR_SURF_P8_16x32_8x16 9
# define ADDR_SURF_P8_32x32_8x16 10
# define ADDR_SURF_P8_16x32_16x16 11
# define ADDR_SURF_P8_32x32_16x16 12
# define ADDR_SURF_P8_32x32_16x32 13
# define ADDR_SURF_P8_32x64_32x32 14
# define TILE_SPLIT(x) ((x) << 11)
# define ADDR_SURF_TILE_SPLIT_64B 0
# define ADDR_SURF_TILE_SPLIT_128B 1
# define ADDR_SURF_TILE_SPLIT_256B 2
# define ADDR_SURF_TILE_SPLIT_512B 3
# define ADDR_SURF_TILE_SPLIT_1KB 4
# define ADDR_SURF_TILE_SPLIT_2KB 5
# define ADDR_SURF_TILE_SPLIT_4KB 6
# define MICRO_TILE_MODE_NEW(x) ((x) << 22)
# define ADDR_SURF_DISPLAY_MICRO_TILING 0
# define ADDR_SURF_THIN_MICRO_TILING 1
# define ADDR_SURF_DEPTH_MICRO_TILING 2
# define ADDR_SURF_ROTATED_MICRO_TILING 3
# define SAMPLE_SPLIT(x) ((x) << 25)
# define ADDR_SURF_SAMPLE_SPLIT_1 0
# define ADDR_SURF_SAMPLE_SPLIT_2 1
# define ADDR_SURF_SAMPLE_SPLIT_4 2
# define ADDR_SURF_SAMPLE_SPLIT_8 3
# define GB_MACROTILE_MODE0 0x9990
# define BANK_WIDTH(x) ((x) << 0)
# define ADDR_SURF_BANK_WIDTH_1 0
# define ADDR_SURF_BANK_WIDTH_2 1
# define ADDR_SURF_BANK_WIDTH_4 2
# define ADDR_SURF_BANK_WIDTH_8 3
# define BANK_HEIGHT(x) ((x) << 2)
# define ADDR_SURF_BANK_HEIGHT_1 0
# define ADDR_SURF_BANK_HEIGHT_2 1
# define ADDR_SURF_BANK_HEIGHT_4 2
# define ADDR_SURF_BANK_HEIGHT_8 3
# define MACRO_TILE_ASPECT(x) ((x) << 4)
# define ADDR_SURF_MACRO_ASPECT_1 0
# define ADDR_SURF_MACRO_ASPECT_2 1
# define ADDR_SURF_MACRO_ASPECT_4 2
# define ADDR_SURF_MACRO_ASPECT_8 3
# define NUM_BANKS(x) ((x) << 6)
# define ADDR_SURF_2_BANK 0
# define ADDR_SURF_4_BANK 1
# define ADDR_SURF_8_BANK 2
# define ADDR_SURF_16_BANK 3
# define CB_HW_CONTROL 0x9A10
# define GC_USER_RB_BACKEND_DISABLE 0x9B7C
# define BACKEND_DISABLE_MASK 0x00FF0000
# define BACKEND_DISABLE_SHIFT 16
# define TCP_CHAN_STEER_LO 0xac0c
# define TCP_CHAN_STEER_HI 0xac10
2013-04-09 12:45:26 -04:00
# define TC_CFG_L1_LOAD_POLICY0 0xAC68
# define TC_CFG_L1_LOAD_POLICY1 0xAC6C
# define TC_CFG_L1_STORE_POLICY 0xAC70
# define TC_CFG_L2_LOAD_POLICY0 0xAC74
# define TC_CFG_L2_LOAD_POLICY1 0xAC78
# define TC_CFG_L2_STORE_POLICY0 0xAC7C
# define TC_CFG_L2_STORE_POLICY1 0xAC80
# define TC_CFG_L2_ATOMIC_POLICY 0xAC84
# define TC_CFG_L1_VOLATILE 0xAC88
# define TC_CFG_L2_VOLATILE 0xAC8C
2012-12-18 21:47:44 -05:00
# define CP_RB0_BASE 0xC100
# define CP_RB0_CNTL 0xC104
# define RB_BUFSZ(x) ((x) << 0)
# define RB_BLKSZ(x) ((x) << 8)
# define BUF_SWAP_32BIT (2 << 16)
# define RB_NO_UPDATE (1 << 27)
# define RB_RPTR_WR_ENA (1 << 31)
# define CP_RB0_RPTR_ADDR 0xC10C
# define RB_RPTR_SWAP_32BIT (2 << 0)
# define CP_RB0_RPTR_ADDR_HI 0xC110
# define CP_RB0_WPTR 0xC114
# define CP_DEVICE_ID 0xC12C
# define CP_ENDIAN_SWAP 0xC140
# define CP_RB_VMID 0xC144
# define CP_PFP_UCODE_ADDR 0xC150
# define CP_PFP_UCODE_DATA 0xC154
# define CP_ME_RAM_RADDR 0xC158
# define CP_ME_RAM_WADDR 0xC15C
# define CP_ME_RAM_DATA 0xC160
# define CP_CE_UCODE_ADDR 0xC168
# define CP_CE_UCODE_DATA 0xC16C
# define CP_MEC_ME1_UCODE_ADDR 0xC170
# define CP_MEC_ME1_UCODE_DATA 0xC174
# define CP_MEC_ME2_UCODE_ADDR 0xC178
# define CP_MEC_ME2_UCODE_DATA 0xC17C
2012-11-09 10:44:08 -05:00
# define CP_INT_CNTL_RING0 0xC1A8
# define CNTX_BUSY_INT_ENABLE (1 << 19)
# define CNTX_EMPTY_INT_ENABLE (1 << 20)
# define PRIV_INSTR_INT_ENABLE (1 << 22)
# define PRIV_REG_INT_ENABLE (1 << 23)
# define TIME_STAMP_INT_ENABLE (1 << 26)
# define CP_RINGID2_INT_ENABLE (1 << 29)
# define CP_RINGID1_INT_ENABLE (1 << 30)
# define CP_RINGID0_INT_ENABLE (1 << 31)
2012-11-09 10:45:57 -05:00
# define CP_INT_STATUS_RING0 0xC1B4
# define PRIV_INSTR_INT_STAT (1 << 22)
# define PRIV_REG_INT_STAT (1 << 23)
# define TIME_STAMP_INT_STAT (1 << 26)
# define CP_RINGID2_INT_STAT (1 << 29)
# define CP_RINGID1_INT_STAT (1 << 30)
# define CP_RINGID0_INT_STAT (1 << 31)
# define CP_ME1_PIPE0_INT_CNTL 0xC214
# define CP_ME1_PIPE1_INT_CNTL 0xC218
# define CP_ME1_PIPE2_INT_CNTL 0xC21C
# define CP_ME1_PIPE3_INT_CNTL 0xC220
# define CP_ME2_PIPE0_INT_CNTL 0xC224
# define CP_ME2_PIPE1_INT_CNTL 0xC228
# define CP_ME2_PIPE2_INT_CNTL 0xC22C
# define CP_ME2_PIPE3_INT_CNTL 0xC230
# define DEQUEUE_REQUEST_INT_ENABLE (1 << 13)
# define WRM_POLL_TIMEOUT_INT_ENABLE (1 << 17)
# define PRIV_REG_INT_ENABLE (1 << 23)
# define TIME_STAMP_INT_ENABLE (1 << 26)
# define GENERIC2_INT_ENABLE (1 << 29)
# define GENERIC1_INT_ENABLE (1 << 30)
# define GENERIC0_INT_ENABLE (1 << 31)
# define CP_ME1_PIPE0_INT_STATUS 0xC214
# define CP_ME1_PIPE1_INT_STATUS 0xC218
# define CP_ME1_PIPE2_INT_STATUS 0xC21C
# define CP_ME1_PIPE3_INT_STATUS 0xC220
# define CP_ME2_PIPE0_INT_STATUS 0xC224
# define CP_ME2_PIPE1_INT_STATUS 0xC228
# define CP_ME2_PIPE2_INT_STATUS 0xC22C
# define CP_ME2_PIPE3_INT_STATUS 0xC230
# define DEQUEUE_REQUEST_INT_STATUS (1 << 13)
# define WRM_POLL_TIMEOUT_INT_STATUS (1 << 17)
# define PRIV_REG_INT_STATUS (1 << 23)
# define TIME_STAMP_INT_STATUS (1 << 26)
# define GENERIC2_INT_STATUS (1 << 29)
# define GENERIC1_INT_STATUS (1 << 30)
# define GENERIC0_INT_STATUS (1 << 31)
2012-12-18 21:47:44 -05:00
# define CP_MAX_CONTEXT 0xC2B8
# define CP_RB0_BASE_HI 0xC2C4
2012-11-09 10:44:08 -05:00
# define RLC_CNTL 0xC300
# define RLC_ENABLE (1 << 0)
# define RLC_MC_CNTL 0xC30C
# define RLC_LB_CNTR_MAX 0xC348
# define RLC_LB_CNTL 0xC364
# define RLC_LB_CNTR_INIT 0xC36C
# define RLC_SAVE_AND_RESTORE_BASE 0xC374
# define RLC_DRIVER_DMA_STATUS 0xC378
# define RLC_GPM_UCODE_ADDR 0xC388
# define RLC_GPM_UCODE_DATA 0xC38C
# define RLC_UCODE_CNTL 0xC39C
# define RLC_CGCG_CGLS_CTRL 0xC424
# define RLC_LB_INIT_CU_MASK 0xC43C
# define RLC_LB_PARAMS 0xC444
# define RLC_SERDES_CU_MASTER_BUSY 0xC484
# define RLC_SERDES_NONCU_MASTER_BUSY 0xC488
# define SE_MASTER_BUSY_MASK 0x0000ffff
# define GC_MASTER_BUSY (1 << 16)
# define TC0_MASTER_BUSY (1 << 17)
# define TC1_MASTER_BUSY (1 << 18)
# define RLC_GPM_SCRATCH_ADDR 0xC4B0
# define RLC_GPM_SCRATCH_DATA 0xC4B4
2013-04-09 12:41:24 -04:00
# define PA_SC_RASTER_CONFIG 0x28350
# define RASTER_CONFIG_RB_MAP_0 0
# define RASTER_CONFIG_RB_MAP_1 1
# define RASTER_CONFIG_RB_MAP_2 2
# define RASTER_CONFIG_RB_MAP_3 3
2012-07-05 11:45:40 -04:00
# define VGT_EVENT_INITIATOR 0x28a90
# define SAMPLE_STREAMOUTSTATS1 (1 << 0)
# define SAMPLE_STREAMOUTSTATS2 (2 << 0)
# define SAMPLE_STREAMOUTSTATS3 (3 << 0)
# define CACHE_FLUSH_TS (4 << 0)
# define CACHE_FLUSH (6 << 0)
# define CS_PARTIAL_FLUSH (7 << 0)
# define VGT_STREAMOUT_RESET (10 << 0)
# define END_OF_PIPE_INCR_DE (11 << 0)
# define END_OF_PIPE_IB_END (12 << 0)
# define RST_PIX_CNT (13 << 0)
# define VS_PARTIAL_FLUSH (15 << 0)
# define PS_PARTIAL_FLUSH (16 << 0)
# define CACHE_FLUSH_AND_INV_TS_EVENT (20 << 0)
# define ZPASS_DONE (21 << 0)
# define CACHE_FLUSH_AND_INV_EVENT (22 << 0)
# define PERFCOUNTER_START (23 << 0)
# define PERFCOUNTER_STOP (24 << 0)
# define PIPELINESTAT_START (25 << 0)
# define PIPELINESTAT_STOP (26 << 0)
# define PERFCOUNTER_SAMPLE (27 << 0)
# define SAMPLE_PIPELINESTAT (30 << 0)
# define SO_VGT_STREAMOUT_FLUSH (31 << 0)
# define SAMPLE_STREAMOUTSTATS (32 << 0)
# define RESET_VTX_CNT (33 << 0)
# define VGT_FLUSH (36 << 0)
# define BOTTOM_OF_PIPE_TS (40 << 0)
# define DB_CACHE_FLUSH_AND_INV (42 << 0)
# define FLUSH_AND_INV_DB_DATA_TS (43 << 0)
# define FLUSH_AND_INV_DB_META (44 << 0)
# define FLUSH_AND_INV_CB_DATA_TS (45 << 0)
# define FLUSH_AND_INV_CB_META (46 << 0)
# define CS_DONE (47 << 0)
# define PS_DONE (48 << 0)
# define FLUSH_AND_INV_CB_PIXEL_DATA (49 << 0)
# define THREAD_TRACE_START (51 << 0)
# define THREAD_TRACE_STOP (52 << 0)
# define THREAD_TRACE_FLUSH (54 << 0)
# define THREAD_TRACE_FINISH (55 << 0)
# define PIXEL_PIPE_STAT_CONTROL (56 << 0)
# define PIXEL_PIPE_STAT_DUMP (57 << 0)
# define PIXEL_PIPE_STAT_RESET (58 << 0)
2012-12-18 21:47:44 -05:00
# define SCRATCH_REG0 0x30100
# define SCRATCH_REG1 0x30104
# define SCRATCH_REG2 0x30108
# define SCRATCH_REG3 0x3010C
# define SCRATCH_REG4 0x30110
# define SCRATCH_REG5 0x30114
# define SCRATCH_REG6 0x30118
# define SCRATCH_REG7 0x3011C
# define SCRATCH_UMSK 0x30140
# define SCRATCH_ADDR 0x30144
# define CP_SEM_WAIT_TIMER 0x301BC
# define CP_SEM_INCOMPLETE_TIMER_CNTL 0x301C8
2012-07-05 11:45:40 -04:00
# define CP_WAIT_REG_MEM_TIMEOUT 0x301D0
2013-04-09 12:41:24 -04:00
# define GRBM_GFX_INDEX 0x30800
# define INSTANCE_INDEX(x) ((x) << 0)
# define SH_INDEX(x) ((x) << 8)
# define SE_INDEX(x) ((x) << 16)
# define SH_BROADCAST_WRITES (1 << 29)
# define INSTANCE_BROADCAST_WRITES (1 << 30)
# define SE_BROADCAST_WRITES (1 << 31)
# define VGT_ESGS_RING_SIZE 0x30900
# define VGT_GSVS_RING_SIZE 0x30904
# define VGT_PRIMITIVE_TYPE 0x30908
# define VGT_INDEX_TYPE 0x3090C
# define VGT_NUM_INDICES 0x30930
# define VGT_NUM_INSTANCES 0x30934
# define VGT_TF_RING_SIZE 0x30938
# define VGT_HS_OFFCHIP_PARAM 0x3093C
# define VGT_TF_MEMORY_BASE 0x30940
# define PA_SU_LINE_STIPPLE_VALUE 0x30a00
# define PA_SC_LINE_STIPPLE_STATE 0x30a04
# define SQC_CACHES 0x30d20
# define CP_PERFMON_CNTL 0x36020
# define CGTS_TCC_DISABLE 0x3c00c
# define CGTS_USER_TCC_DISABLE 0x3c010
# define TCC_DISABLE_MASK 0xFFFF0000
# define TCC_DISABLE_SHIFT 16
2012-11-09 10:44:08 -05:00
# define CB_CGTT_SCLK_CTRL 0x3c2a0
2012-12-18 21:47:44 -05:00
/*
* PM4
*/
# define PACKET_TYPE0 0
# define PACKET_TYPE1 1
# define PACKET_TYPE2 2
# define PACKET_TYPE3 3
# define CP_PACKET_GET_TYPE(h) (((h) >> 30) & 3)
# define CP_PACKET_GET_COUNT(h) (((h) >> 16) & 0x3FFF)
# define CP_PACKET0_GET_REG(h) (((h) & 0xFFFF) << 2)
# define CP_PACKET3_GET_OPCODE(h) (((h) >> 8) & 0xFF)
# define PACKET0(reg, n) ((PACKET_TYPE0 << 30) | \
( ( ( reg ) > > 2 ) & 0xFFFF ) | \
( ( n ) & 0x3FFF ) < < 16 )
# define CP_PACKET2 0x80000000
# define PACKET2_PAD_SHIFT 0
# define PACKET2_PAD_MASK (0x3fffffff << 0)
# define PACKET2(v) (CP_PACKET2 | REG_SET(PACKET2_PAD, (v)))
# define PACKET3(op, n) ((PACKET_TYPE3 << 30) | \
( ( ( op ) & 0xFF ) < < 8 ) | \
( ( n ) & 0x3FFF ) < < 16 )
# define PACKET3_COMPUTE(op, n) (PACKET3(op, n) | 1 << 1)
/* Packet 3 types */
# define PACKET3_NOP 0x10
# define PACKET3_SET_BASE 0x11
# define PACKET3_BASE_INDEX(x) ((x) << 0)
# define CE_PARTITION_BASE 3
# define PACKET3_CLEAR_STATE 0x12
# define PACKET3_INDEX_BUFFER_SIZE 0x13
# define PACKET3_DISPATCH_DIRECT 0x15
# define PACKET3_DISPATCH_INDIRECT 0x16
# define PACKET3_ATOMIC_GDS 0x1D
# define PACKET3_ATOMIC_MEM 0x1E
# define PACKET3_OCCLUSION_QUERY 0x1F
# define PACKET3_SET_PREDICATION 0x20
# define PACKET3_REG_RMW 0x21
# define PACKET3_COND_EXEC 0x22
# define PACKET3_PRED_EXEC 0x23
# define PACKET3_DRAW_INDIRECT 0x24
# define PACKET3_DRAW_INDEX_INDIRECT 0x25
# define PACKET3_INDEX_BASE 0x26
# define PACKET3_DRAW_INDEX_2 0x27
# define PACKET3_CONTEXT_CONTROL 0x28
# define PACKET3_INDEX_TYPE 0x2A
# define PACKET3_DRAW_INDIRECT_MULTI 0x2C
# define PACKET3_DRAW_INDEX_AUTO 0x2D
# define PACKET3_NUM_INSTANCES 0x2F
# define PACKET3_DRAW_INDEX_MULTI_AUTO 0x30
# define PACKET3_INDIRECT_BUFFER_CONST 0x33
# define PACKET3_STRMOUT_BUFFER_UPDATE 0x34
# define PACKET3_DRAW_INDEX_OFFSET_2 0x35
# define PACKET3_DRAW_PREAMBLE 0x36
# define PACKET3_WRITE_DATA 0x37
2012-07-05 11:45:40 -04:00
# define WRITE_DATA_DST_SEL(x) ((x) << 8)
/* 0 - register
* 1 - memory ( sync - via GRBM )
* 2 - gl2
* 3 - gds
* 4 - reserved
* 5 - memory ( async - direct )
*/
# define WR_ONE_ADDR (1 << 16)
# define WR_CONFIRM (1 << 20)
# define WRITE_DATA_CACHE_POLICY(x) ((x) << 25)
/* 0 - LRU
* 1 - Stream
*/
# define WRITE_DATA_ENGINE_SEL(x) ((x) << 30)
/* 0 - me
* 1 - pfp
* 2 - ce
*/
2012-12-18 21:47:44 -05:00
# define PACKET3_DRAW_INDEX_INDIRECT_MULTI 0x38
# define PACKET3_MEM_SEMAPHORE 0x39
2012-07-05 11:45:40 -04:00
# define PACKET3_SEM_USE_MAILBOX (0x1 << 16)
# define PACKET3_SEM_SEL_SIGNAL_TYPE (0x1 << 20) /* 0 = increment, 1 = write 1 */
# define PACKET3_SEM_CLIENT_CODE ((x) << 24) /* 0 = CP, 1 = CB, 2 = DB */
# define PACKET3_SEM_SEL_SIGNAL (0x6 << 29)
# define PACKET3_SEM_SEL_WAIT (0x7 << 29)
2012-12-18 21:47:44 -05:00
# define PACKET3_COPY_DW 0x3B
# define PACKET3_WAIT_REG_MEM 0x3C
2012-07-05 11:45:40 -04:00
# define WAIT_REG_MEM_FUNCTION(x) ((x) << 0)
/* 0 - always
* 1 - <
* 2 - < =
* 3 - = =
* 4 - ! =
* 5 - > =
* 6 - >
*/
# define WAIT_REG_MEM_MEM_SPACE(x) ((x) << 4)
/* 0 - reg
* 1 - mem
*/
# define WAIT_REG_MEM_OPERATION(x) ((x) << 6)
/* 0 - wait_reg_mem
* 1 - wr_wait_wr_reg
*/
# define WAIT_REG_MEM_ENGINE(x) ((x) << 8)
/* 0 - me
* 1 - pfp
*/
2012-12-18 21:47:44 -05:00
# define PACKET3_INDIRECT_BUFFER 0x3F
2012-07-05 11:45:40 -04:00
# define INDIRECT_BUFFER_TCL2_VOLATILE (1 << 22)
# define INDIRECT_BUFFER_VALID (1 << 23)
# define INDIRECT_BUFFER_CACHE_POLICY(x) ((x) << 28)
/* 0 - LRU
* 1 - Stream
* 2 - Bypass
*/
2012-12-18 21:47:44 -05:00
# define PACKET3_COPY_DATA 0x40
# define PACKET3_PFP_SYNC_ME 0x42
# define PACKET3_SURFACE_SYNC 0x43
# define PACKET3_DEST_BASE_0_ENA (1 << 0)
# define PACKET3_DEST_BASE_1_ENA (1 << 1)
# define PACKET3_CB0_DEST_BASE_ENA (1 << 6)
# define PACKET3_CB1_DEST_BASE_ENA (1 << 7)
# define PACKET3_CB2_DEST_BASE_ENA (1 << 8)
# define PACKET3_CB3_DEST_BASE_ENA (1 << 9)
# define PACKET3_CB4_DEST_BASE_ENA (1 << 10)
# define PACKET3_CB5_DEST_BASE_ENA (1 << 11)
# define PACKET3_CB6_DEST_BASE_ENA (1 << 12)
# define PACKET3_CB7_DEST_BASE_ENA (1 << 13)
# define PACKET3_DB_DEST_BASE_ENA (1 << 14)
# define PACKET3_TCL1_VOL_ACTION_ENA (1 << 15)
# define PACKET3_TC_VOL_ACTION_ENA (1 << 16) /* L2 */
# define PACKET3_TC_WB_ACTION_ENA (1 << 18) /* L2 */
# define PACKET3_DEST_BASE_2_ENA (1 << 19)
# define PACKET3_DEST_BASE_3_ENA (1 << 21)
# define PACKET3_TCL1_ACTION_ENA (1 << 22)
# define PACKET3_TC_ACTION_ENA (1 << 23) /* L2 */
# define PACKET3_CB_ACTION_ENA (1 << 25)
# define PACKET3_DB_ACTION_ENA (1 << 26)
# define PACKET3_SH_KCACHE_ACTION_ENA (1 << 27)
# define PACKET3_SH_KCACHE_VOL_ACTION_ENA (1 << 28)
# define PACKET3_SH_ICACHE_ACTION_ENA (1 << 29)
# define PACKET3_COND_WRITE 0x45
# define PACKET3_EVENT_WRITE 0x46
# define EVENT_TYPE(x) ((x) << 0)
# define EVENT_INDEX(x) ((x) << 8)
/* 0 - any non-TS event
* 1 - ZPASS_DONE , PIXEL_PIPE_STAT_ *
* 2 - SAMPLE_PIPELINESTAT
* 3 - SAMPLE_STREAMOUTSTAT *
* 4 - * S_PARTIAL_FLUSH
* 5 - EOP events
* 6 - EOS events
*/
# define PACKET3_EVENT_WRITE_EOP 0x47
# define EOP_TCL1_VOL_ACTION_EN (1 << 12)
# define EOP_TC_VOL_ACTION_EN (1 << 13) /* L2 */
# define EOP_TC_WB_ACTION_EN (1 << 15) /* L2 */
# define EOP_TCL1_ACTION_EN (1 << 16)
# define EOP_TC_ACTION_EN (1 << 17) /* L2 */
2012-07-05 11:45:40 -04:00
# define EOP_CACHE_POLICY(x) ((x) << 25)
2012-12-18 21:47:44 -05:00
/* 0 - LRU
* 1 - Stream
* 2 - Bypass
*/
2012-07-05 11:45:40 -04:00
# define EOP_TCL2_VOLATILE (1 << 27)
2012-12-18 21:47:44 -05:00
# define DATA_SEL(x) ((x) << 29)
/* 0 - discard
* 1 - send low 32 bit data
* 2 - send 64 bit data
* 3 - send 64 bit GPU counter value
* 4 - send 64 bit sys counter value
*/
# define INT_SEL(x) ((x) << 24)
/* 0 - none
* 1 - interrupt only ( DATA_SEL = 0 )
* 2 - interrupt when data write is confirmed
*/
# define DST_SEL(x) ((x) << 16)
/* 0 - MC
* 1 - TC / L2
*/
# define PACKET3_EVENT_WRITE_EOS 0x48
# define PACKET3_RELEASE_MEM 0x49
# define PACKET3_PREAMBLE_CNTL 0x4A
# define PACKET3_PREAMBLE_BEGIN_CLEAR_STATE (2 << 28)
# define PACKET3_PREAMBLE_END_CLEAR_STATE (3 << 28)
# define PACKET3_DMA_DATA 0x50
# define PACKET3_AQUIRE_MEM 0x58
# define PACKET3_REWIND 0x59
# define PACKET3_LOAD_UCONFIG_REG 0x5E
# define PACKET3_LOAD_SH_REG 0x5F
# define PACKET3_LOAD_CONFIG_REG 0x60
# define PACKET3_LOAD_CONTEXT_REG 0x61
# define PACKET3_SET_CONFIG_REG 0x68
# define PACKET3_SET_CONFIG_REG_START 0x00008000
# define PACKET3_SET_CONFIG_REG_END 0x0000b000
# define PACKET3_SET_CONTEXT_REG 0x69
# define PACKET3_SET_CONTEXT_REG_START 0x00028000
# define PACKET3_SET_CONTEXT_REG_END 0x00029000
# define PACKET3_SET_CONTEXT_REG_INDIRECT 0x73
# define PACKET3_SET_SH_REG 0x76
# define PACKET3_SET_SH_REG_START 0x0000b000
# define PACKET3_SET_SH_REG_END 0x0000c000
# define PACKET3_SET_SH_REG_OFFSET 0x77
# define PACKET3_SET_QUEUE_REG 0x78
# define PACKET3_SET_UCONFIG_REG 0x79
2012-07-05 11:45:40 -04:00
# define PACKET3_SET_UCONFIG_REG_START 0x00030000
# define PACKET3_SET_UCONFIG_REG_END 0x00031000
2012-12-18 21:47:44 -05:00
# define PACKET3_SCRATCH_RAM_WRITE 0x7D
# define PACKET3_SCRATCH_RAM_READ 0x7E
# define PACKET3_LOAD_CONST_RAM 0x80
# define PACKET3_WRITE_CONST_RAM 0x81
# define PACKET3_DUMP_CONST_RAM 0x83
# define PACKET3_INCREMENT_CE_COUNTER 0x84
# define PACKET3_INCREMENT_DE_COUNTER 0x85
# define PACKET3_WAIT_ON_CE_COUNTER 0x86
# define PACKET3_WAIT_ON_DE_COUNTER_DIFF 0x88
2012-07-05 11:45:40 -04:00
# define PACKET3_SWITCH_BUFFER 0x8B
2012-12-18 21:47:44 -05:00
2013-04-09 12:41:24 -04:00
# endif
