2019-05-27 08:55:08 +02:00
// SPDX-License-Identifier: GPL-2.0-or-later
2011-09-06 13:53:26 +08:00
/*
* Copyright 2011 Freescale Semiconductor, Inc.
* Copyright 2011 Linaro Ltd.
*/
/dts-v1/;
2015-07-22 20:53:02 +08:00
#include <dt-bindings/gpio/gpio.h>
2013-04-07 10:49:34 +08:00
#include "imx6q.dtsi"
2011-09-06 13:53:26 +08:00
/ {
2011-12-08 08:22:01 +01:00
model = "Freescale i.MX6 Quad Armadillo2 Board";
compatible = "fsl,imx6q-arm2", "fsl,imx6q";
2011-09-06 13:53:26 +08:00
2018-01-24 11:22:14 -02:00
memory@10000000 {
2018-12-05 16:10:03 -02:00
device_type = "memory";
2011-09-06 13:53:26 +08:00
reg = <0x10000000 0x80000000>;
};
2012-02-27 17:11:12 +08:00
regulators {
compatible = "simple-bus";
2014-02-07 23:22:50 +08:00
#address-cells = <1>;
#size-cells = <0>;
2012-02-27 17:11:12 +08:00
2014-02-07 23:22:50 +08:00
reg_3p3v: regulator@0 {
2012-02-27 17:11:12 +08:00
compatible = "regulator-fixed";
2014-02-07 23:22:50 +08:00
reg = <0>;
2012-02-27 17:11:12 +08:00
regulator-name = "3P3V";
regulator-min-microvolt = <3300000>;
regulator-max-microvolt = <3300000>;
regulator-always-on;
};
2013-10-28 14:05:02 +08:00
2014-02-07 23:22:50 +08:00
reg_usb_otg_vbus: regulator@1 {
2013-10-28 14:05:02 +08:00
compatible = "regulator-fixed";
2014-02-07 23:22:50 +08:00
reg = <1>;
2013-10-28 14:05:02 +08:00
regulator-name = "usb_otg_vbus";
regulator-min-microvolt = <5000000>;
regulator-max-microvolt = <5000000>;
gpio = <&gpio3 22 0>;
enable-active-high;
};
2012-02-27 17:11:12 +08:00
};
2011-09-06 13:53:26 +08:00
leds {
compatible = "gpio-leds";
debug-led {
label = "Heartbeat";
2011-12-14 09:26:44 +08:00
gpios = <&gpio3 25 0>;
2011-09-06 13:53:26 +08:00
linux,default-trigger = "heartbeat";
};
};
};
2012-12-31 11:32:48 +08:00
&gpmi {
pinctrl-names = "default";
2013-10-23 15:36:09 +08:00
pinctrl-0 = <&pinctrl_gpmi_nand>;
2012-12-31 11:32:48 +08:00
status = "disabled"; /* gpmi nand conflicts with SD */
};
&iomuxc {
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_hog>;
2013-10-23 15:36:09 +08:00
imx6q-arm2 {
2012-12-31 11:32:48 +08:00
pinctrl_hog: hoggrp {
fsl,pins = <
2013-07-11 13:58:36 +08:00
MX6QDL_PAD_EIM_D25__GPIO3_IO25 0x80000000
2012-12-31 11:32:48 +08:00
>;
};
2013-10-23 15:36:09 +08:00
pinctrl_enet: enetgrp {
fsl,pins = <
MX6QDL_PAD_KEY_COL1__ENET_MDIO 0x1b0b0
MX6QDL_PAD_KEY_COL2__ENET_MDC 0x1b0b0
2016-07-08 23:22:54 +02:00
MX6QDL_PAD_RGMII_TXC__RGMII_TXC 0x1b030
MX6QDL_PAD_RGMII_TD0__RGMII_TD0 0x1b030
MX6QDL_PAD_RGMII_TD1__RGMII_TD1 0x1b030
MX6QDL_PAD_RGMII_TD2__RGMII_TD2 0x1b030
MX6QDL_PAD_RGMII_TD3__RGMII_TD3 0x1b030
MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL 0x1b030
2013-10-23 15:36:09 +08:00
MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK 0x1b0b0
2016-07-08 23:22:54 +02:00
MX6QDL_PAD_RGMII_RXC__RGMII_RXC 0x1b030
MX6QDL_PAD_RGMII_RD0__RGMII_RD0 0x1b030
MX6QDL_PAD_RGMII_RD1__RGMII_RD1 0x1b030
MX6QDL_PAD_RGMII_RD2__RGMII_RD2 0x1b030
MX6QDL_PAD_RGMII_RD3__RGMII_RD3 0x1b030
MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL 0x1b030
2013-12-20 11:47:13 -07:00
MX6QDL_PAD_GPIO_6__ENET_IRQ 0x000b1
2013-10-23 15:36:09 +08:00
>;
};
pinctrl_gpmi_nand: gpminandgrp {
fsl,pins = <
MX6QDL_PAD_NANDF_CLE__NAND_CLE 0xb0b1
MX6QDL_PAD_NANDF_ALE__NAND_ALE 0xb0b1
MX6QDL_PAD_NANDF_WP_B__NAND_WP_B 0xb0b1
MX6QDL_PAD_NANDF_RB0__NAND_READY_B 0xb000
MX6QDL_PAD_NANDF_CS0__NAND_CE0_B 0xb0b1
MX6QDL_PAD_NANDF_CS1__NAND_CE1_B 0xb0b1
MX6QDL_PAD_SD4_CMD__NAND_RE_B 0xb0b1
MX6QDL_PAD_SD4_CLK__NAND_WE_B 0xb0b1
MX6QDL_PAD_NANDF_D0__NAND_DATA00 0xb0b1
MX6QDL_PAD_NANDF_D1__NAND_DATA01 0xb0b1
MX6QDL_PAD_NANDF_D2__NAND_DATA02 0xb0b1
MX6QDL_PAD_NANDF_D3__NAND_DATA03 0xb0b1
MX6QDL_PAD_NANDF_D4__NAND_DATA04 0xb0b1
MX6QDL_PAD_NANDF_D5__NAND_DATA05 0xb0b1
MX6QDL_PAD_NANDF_D6__NAND_DATA06 0xb0b1
MX6QDL_PAD_NANDF_D7__NAND_DATA07 0xb0b1
MX6QDL_PAD_SD4_DAT0__NAND_DQS 0x00b1
>;
};
pinctrl_uart2: uart2grp {
fsl,pins = <
MX6QDL_PAD_EIM_D26__UART2_RX_DATA 0x1b0b1
MX6QDL_PAD_EIM_D27__UART2_TX_DATA 0x1b0b1
MX6QDL_PAD_EIM_D28__UART2_DTE_CTS_B 0x1b0b1
MX6QDL_PAD_EIM_D29__UART2_DTE_RTS_B 0x1b0b1
>;
};
pinctrl_uart4: uart4grp {
fsl,pins = <
MX6QDL_PAD_KEY_COL0__UART4_TX_DATA 0x1b0b1
MX6QDL_PAD_KEY_ROW0__UART4_RX_DATA 0x1b0b1
>;
};
pinctrl_usbotg: usbotggrp {
fsl,pins = <
MX6QDL_PAD_GPIO_1__USB_OTG_ID 0x17059
>;
};
pinctrl_usdhc3: usdhc3grp {
fsl,pins = <
MX6QDL_PAD_SD3_CMD__SD3_CMD 0x17059
MX6QDL_PAD_SD3_CLK__SD3_CLK 0x10059
MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x17059
MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x17059
MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x17059
MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x17059
MX6QDL_PAD_SD3_DAT4__SD3_DATA4 0x17059
MX6QDL_PAD_SD3_DAT5__SD3_DATA5 0x17059
MX6QDL_PAD_SD3_DAT6__SD3_DATA6 0x17059
MX6QDL_PAD_SD3_DAT7__SD3_DATA7 0x17059
>;
};
pinctrl_usdhc3_cdwp: usdhc3cdwp {
2012-12-31 11:32:48 +08:00
fsl,pins = <
2013-07-11 13:58:36 +08:00
MX6QDL_PAD_NANDF_CS0__GPIO6_IO11 0x80000000
MX6QDL_PAD_NANDF_CS1__GPIO6_IO14 0x80000000
2012-12-31 11:32:48 +08:00
>;
};
2013-10-23 15:36:09 +08:00
pinctrl_usdhc4: usdhc4grp {
fsl,pins = <
MX6QDL_PAD_SD4_CMD__SD4_CMD 0x17059
MX6QDL_PAD_SD4_CLK__SD4_CLK 0x10059
MX6QDL_PAD_SD4_DAT0__SD4_DATA0 0x17059
MX6QDL_PAD_SD4_DAT1__SD4_DATA1 0x17059
MX6QDL_PAD_SD4_DAT2__SD4_DATA2 0x17059
MX6QDL_PAD_SD4_DAT3__SD4_DATA3 0x17059
MX6QDL_PAD_SD4_DAT4__SD4_DATA4 0x17059
MX6QDL_PAD_SD4_DAT5__SD4_DATA5 0x17059
MX6QDL_PAD_SD4_DAT6__SD4_DATA6 0x17059
MX6QDL_PAD_SD4_DAT7__SD4_DATA7 0x17059
>;
};
2012-12-31 11:32:48 +08:00
};
};
&fec {
pinctrl-names = "default";
2013-10-23 15:36:09 +08:00
pinctrl-0 = <&pinctrl_enet>;
2012-12-31 11:32:48 +08:00
phy-mode = "rgmii";
2013-12-20 11:47:13 -07:00
interrupts-extended = <&gpio1 6 IRQ_TYPE_LEVEL_HIGH>,
<&intc 0 119 IRQ_TYPE_LEVEL_HIGH>;
2016-06-03 18:31:20 +02:00
fsl,err006687-workaround-present;
2012-12-31 11:32:48 +08:00
status = "okay";
};
2013-10-28 14:05:02 +08:00
&usbotg {
vbus-supply = <®_usb_otg_vbus>;
pinctrl-names = "default";
2013-10-23 15:36:09 +08:00
pinctrl-0 = <&pinctrl_usbotg>;
2013-10-28 14:05:02 +08:00
disable-over-current;
status = "okay";
};
2012-12-31 11:32:48 +08:00
&usdhc3 {
2015-07-22 20:53:02 +08:00
cd-gpios = <&gpio6 11 GPIO_ACTIVE_LOW>;
wp-gpios = <&gpio6 14 GPIO_ACTIVE_HIGH>;
2012-12-31 11:32:48 +08:00
vmmc-supply = <®_3p3v>;
pinctrl-names = "default";
2013-10-23 15:36:09 +08:00
pinctrl-0 = <&pinctrl_usdhc3
&pinctrl_usdhc3_cdwp>;
2012-12-31 11:32:48 +08:00
status = "okay";
};
&usdhc4 {
non-removable;
vmmc-supply = <®_3p3v>;
pinctrl-names = "default";
2013-10-23 15:36:09 +08:00
pinctrl-0 = <&pinctrl_usdhc4>;
2012-12-31 11:32:48 +08:00
status = "okay";
};
2013-07-08 17:14:22 +08:00
&uart2 {
pinctrl-names = "default";
2013-10-23 15:36:09 +08:00
pinctrl-0 = <&pinctrl_uart2>;
2013-07-08 17:14:22 +08:00
fsl,dte-mode;
2016-05-31 16:31:51 +02:00
uart-has-rtscts;
2013-07-08 17:14:22 +08:00
status = "okay";
};
2012-12-31 11:32:48 +08:00
&uart4 {
pinctrl-names = "default";
2013-10-23 15:36:09 +08:00
pinctrl-0 = <&pinctrl_uart4>;
2012-12-31 11:32:48 +08:00
status = "okay";
};