2020-04-30 11:07:06 +02:00
# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
%YAML 1.2
---
$id : http://devicetree.org/schemas/net/qcom,ipq4019-mdio.yaml#
$schema : http://devicetree.org/meta-schemas/core.yaml#
2022-08-25 04:04:27 +02:00
title : Qualcomm IPQ40xx MDIO Controller
2020-04-30 11:07:06 +02:00
maintainers :
- Robert Marko <robert.marko@sartura.hr>
properties :
compatible :
2022-11-14 20:47:30 +01:00
oneOf :
- enum :
- qcom,ipq4019-mdio
- qcom,ipq5018-mdio
- items :
- enum :
- qcom,ipq6018-mdio
2022-11-14 20:47:31 +01:00
- qcom,ipq8074-mdio
2022-11-14 20:47:30 +01:00
- const : qcom,ipq4019-mdio
2020-04-30 11:07:06 +02:00
"#address-cells" :
const : 1
"#size-cells" :
const : 0
reg :
2021-08-12 18:06:42 +08:00
minItems : 1
maxItems : 2
description :
the first Address and length of the register set for the MDIO controller.
the second Address and length of the register for ethernet LDO, this second
address range is only required by the platform IPQ50xx.
clocks :
2022-11-14 20:47:32 +01:00
items :
- description : MDIO clock source frequency fixed to 100MHZ
2020-04-30 11:07:06 +02:00
2022-11-14 20:47:33 +01:00
clock-names :
items :
- const : gcc_mdio_ahb_clk
2020-04-30 11:07:06 +02:00
required :
- compatible
- reg
- "#address-cells"
- "#size-cells"
2022-11-14 20:47:32 +01:00
allOf :
2023-03-20 18:37:54 -05:00
- $ref : mdio.yaml#
2022-11-14 20:47:32 +01:00
- if :
properties :
compatible :
contains :
enum :
- qcom,ipq5018-mdio
- qcom,ipq6018-mdio
- qcom,ipq8074-mdio
then :
required :
- clocks
2022-11-14 20:47:33 +01:00
- clock-names
2022-11-14 20:47:32 +01:00
else :
properties :
clocks : false
2022-11-14 20:47:33 +01:00
clock-names : false
2022-11-14 20:47:32 +01:00
2020-10-05 13:38:27 -05:00
unevaluatedProperties : false
2020-04-30 11:07:06 +02:00
examples :
- |
mdio@90000 {
#address-cells = <1>;
#size-cells = <0>;
compatible = "qcom,ipq4019-mdio";
reg = <0x90000 0x64>;
ethphy0 : ethernet-phy@0 {
reg = <0>;
};
ethphy1 : ethernet-phy@1 {
reg = <1>;
};
ethphy2 : ethernet-phy@2 {
reg = <2>;
};
ethphy3 : ethernet-phy@3 {
reg = <3>;
};
ethphy4 : ethernet-phy@4 {
reg = <4>;
};
};