2013-01-09 20:56:07 +01:00
/*
* Device Tree file for Marvell Armada 370 Reference Design board
* (RD-88F6710-A1)
*
* Copied from arch/arm/boot/dts/armada-370-db.dts
*
* Copyright (C) 2013 Florian Fainelli <florian@openwrt.org>
*
2015-01-26 15:15:50 +01:00
* This file is dual-licensed: you can use it either under the terms
* of the GPL or the X11 license, at your option. Note that this dual
* licensing only applies to this file, and not this project as a
* whole.
*
* a) This file is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License as
* published by the Free Software Foundation; either version 2 of the
* License, or (at your option) any later version.
*
* This file is distributed in the hope that it will be useful
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* Or, alternatively
*
* b) Permission is hereby granted, free of charge, to any person
* obtaining a copy of this software and associated documentation
* files (the "Software"), to deal in the Software without
* restriction, including without limitation the rights to use
* copy, modify, merge, publish, distribute, sublicense, and/or
* sell copies of the Software, and to permit persons to whom the
* Software is furnished to do so, subject to the following
* conditions:
*
* The above copyright notice and this permission notice shall be
* included in all copies or substantial portions of the Software.
*
* THE SOFTWARE IS PROVIDED , WITHOUT WARRANTY OF ANY KIND
* EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
* OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
* NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
* HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY
* WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
* OTHER DEALINGS IN THE SOFTWARE.
2014-09-17 15:45:39 +02:00
*
* Note: this Device Tree assumes that the bootloader has remapped the
* internal registers to 0xf1000000 (instead of the default
* 0xd0000000). The 0xf1000000 is the default used by the recent,
* DT-capable, U-Boot bootloaders provided by Marvell. Some earlier
* boards were delivered with an older version of the bootloader that
* left internal registers mapped at 0xd0000000. If you are in this
* situation, you should either update your bootloader (preferred
* solution) or the below Device Tree should be adjusted.
2013-01-09 20:56:07 +01:00
*/
/dts-v1/;
2014-02-11 18:07:13 +01:00
#include <dt-bindings/input/input.h>
2014-02-11 18:07:12 +01:00
#include <dt-bindings/gpio/gpio.h>
2013-07-26 10:17:56 -03:00
#include "armada-370.dtsi"
2013-01-09 20:56:07 +01:00
/ {
model = "Marvell Armada 370 Reference Design";
compatible = "marvell,a370-rd", "marvell,armada370", "marvell,armada-370-xp";
chosen {
2015-03-03 15:41:02 +01:00
stdout-path = "serial0:115200n8";
2013-01-09 20:56:07 +01:00
};
memory {
device_type = "memory";
reg = <0x00000000 0x20000000>; /* 512 MB */
};
soc {
2014-09-17 15:45:39 +02:00
ranges = <MBUS_ID(0xf0, 0x01) 0 0xf1000000 0x100000
2015-08-18 10:08:55 +02:00
MBUS_ID(0x01, 0xe0) 0 0xfff00000 0x100000
MBUS_ID(0x09, 0x01) 0 0xf1100000 0x10000>;
2013-07-26 10:17:57 -03:00
2013-08-08 18:03:09 -03:00
pcie-controller {
status = "okay";
/* Internal mini-PCIe connector */
pcie@1,0 {
/* Port 0, Lane 0 */
status = "okay";
};
/* Internal mini-PCIe connector */
pcie@2,0 {
/* Port 1, Lane 0 */
status = "okay";
};
};
2013-04-12 16:29:09 +02:00
internal-regs {
serial@12000 {
status = "okay";
2013-01-09 20:56:07 +01:00
};
2013-04-12 16:29:09 +02:00
sata@a0000 {
nr-ports = <2>;
status = "okay";
};
mdio {
2014-08-11 09:14:41 -03:00
pinctrl-0 = <&mdio_pins>;
pinctrl-names = "default";
2013-04-12 16:29:09 +02:00
phy0: ethernet-phy@0 {
reg = <0>;
};
2013-01-09 20:56:07 +01:00
};
2013-04-12 16:29:09 +02:00
ethernet@70000 {
status = "okay";
phy = <&phy0>;
phy-mode = "sgmii";
};
ethernet@74000 {
2014-08-11 09:14:41 -03:00
pinctrl-0 = <&ge1_rgmii_pins>;
pinctrl-names = "default";
2013-04-12 16:29:09 +02:00
status = "okay";
phy-mode = "rgmii-id";
2014-11-05 20:02:00 +01:00
fixed-link {
speed = <1000>;
full-duplex;
};
2013-04-12 16:29:09 +02:00
};
2013-02-01 11:38:28 +01:00
2013-04-12 16:29:09 +02:00
mvsdio@d4000 {
pinctrl-0 = <&sdio_pins1>;
pinctrl-names = "default";
status = "okay";
/* No CD or WP GPIOs */
2013-05-13 23:18:58 +02:00
broken-cd;
2013-04-12 16:29:09 +02:00
};
2013-03-05 10:55:04 +01:00
2013-04-12 16:29:09 +02:00
usb@50000 {
status = "okay";
};
2013-03-05 10:55:04 +01:00
2013-04-12 16:29:09 +02:00
usb@51000 {
status = "okay";
};
2013-03-21 16:43:08 -03:00
2013-04-12 16:29:09 +02:00
gpio-keys {
compatible = "gpio-keys";
#address-cells = <1>;
#size-cells = <0>;
button@1 {
label = "Software Button";
2014-02-11 18:07:13 +01:00
linux,code = <KEY_POWER>;
2014-02-11 18:07:12 +01:00
gpios = <&gpio0 6 GPIO_ACTIVE_LOW>;
2013-04-12 16:29:09 +02:00
};
};
2013-12-11 19:28:39 -03:00
2014-09-11 11:56:56 +02:00
gpio-fan {
compatible = "gpio-fan";
gpios = <&gpio0 8 GPIO_ACTIVE_HIGH>;
gpio-fan,speed-map = <0 0 3000 1>;
pinctrl-0 = <&fan_pins>;
pinctrl-names = "default";
};
2014-09-11 11:56:57 +02:00
gpio_leds {
compatible = "gpio-leds";
pinctrl-names = "default";
pinctrl-0 = <&led_pins>;
sw_led {
label = "370rd:green:sw";
gpios = <&gpio1 0 GPIO_ACTIVE_LOW>;
default-state = "keep";
};
};
2013-12-11 19:28:39 -03:00
nand@d0000 {
status = "okay";
num-cs = <1>;
marvell,nand-keep-config;
marvell,nand-enable-arbiter;
nand-on-flash-bbt;
partition@0 {
label = "U-Boot";
reg = <0 0x800000>;
};
partition@800000 {
label = "Linux";
reg = <0x800000 0x800000>;
};
partition@1000000 {
label = "Filesystem";
reg = <0x1000000 0x3f000000>;
};
};
2013-03-21 16:43:08 -03:00
};
};
2014-11-05 20:02:00 +01:00
dsa@0 {
compatible = "marvell,dsa";
#address-cells = <2>;
#size-cells = <0>;
dsa,ethernet = <ð1>;
dsa,mii-bus = <&mdio>;
switch@0 {
#address-cells = <1>;
#size-cells = <0>;
reg = <0x10 0>; /* MDIO address 16, switch 0 in tree */
port@0 {
reg = <0>;
label = "lan0";
};
port@1 {
reg = <1>;
label = "lan1";
};
port@2 {
reg = <2>;
label = "lan2";
};
port@3 {
reg = <3>;
label = "lan3";
};
port@5 {
reg = <5>;
label = "cpu";
};
};
};
2013-04-12 16:29:09 +02:00
};
2014-11-22 00:45:56 +01:00
&pinctrl {
fan_pins: fan-pins {
marvell,pins = "mpp8";
marvell,function = "gpio";
};
led_pins: led-pins {
marvell,pins = "mpp32";
marvell,function = "gpio";
};
};