2007-02-11 20:31:01 +03:00
/* linux/arch/arm/mach-s3c2440/mach-rx3715.c
2005-04-17 02:20:36 +04:00
*
2009-11-14 01:54:13 +03:00
* Copyright ( c ) 2003 - 2004 Simtec Electronics
2005-04-17 02:20:36 +04:00
* Ben Dooks < ben @ simtec . co . uk >
*
* http : //www.handhelds.org/projects/rx3715.html
*
* This program is free software ; you can redistribute it and / or modify
* it under the terms of the GNU General Public License version 2 as
* published by the Free Software Foundation .
*
*/
# include <linux/kernel.h>
# include <linux/types.h>
# include <linux/interrupt.h>
# include <linux/list.h>
2010-05-22 22:47:18 +04:00
# include <linux/memblock.h>
2005-04-17 02:20:36 +04:00
# include <linux/timer.h>
# include <linux/init.h>
# include <linux/tty.h>
# include <linux/console.h>
2011-12-22 04:26:03 +04:00
# include <linux/device.h>
2005-10-29 22:07:23 +04:00
# include <linux/platform_device.h>
2005-04-17 02:20:36 +04:00
# include <linux/serial_core.h>
# include <linux/serial.h>
2008-09-06 15:10:45 +04:00
# include <linux/io.h>
2006-04-02 19:16:15 +04:00
# include <linux/mtd/mtd.h>
# include <linux/mtd/nand.h>
# include <linux/mtd/nand_ecc.h>
# include <linux/mtd/partitions.h>
2005-04-17 02:20:36 +04:00
# include <asm/mach/arch.h>
# include <asm/mach/irq.h>
2013-01-02 22:18:58 +04:00
# include <asm/mach/map.h>
# include <linux/platform_data/mtd-nand-s3c2410.h>
2005-04-17 02:20:36 +04:00
# include <asm/irq.h>
# include <asm/mach-types.h>
2013-01-02 22:18:58 +04:00
# include <mach/fb.h>
# include <mach/hardware.h>
2008-08-05 19:14:15 +04:00
# include <mach/regs-gpio.h>
# include <mach/regs-lcd.h>
2005-11-01 22:44:28 +03:00
2008-10-08 02:09:51 +04:00
# include <plat/clock.h>
2008-10-08 01:26:09 +04:00
# include <plat/cpu.h>
2013-01-02 22:18:58 +04:00
# include <plat/devs.h>
2008-10-08 01:26:09 +04:00
# include <plat/pm.h>
2013-01-02 22:18:58 +04:00
# include <plat/regs-serial.h>
2005-04-17 02:20:36 +04:00
2012-01-03 17:02:03 +04:00
# include "common.h"
2013-01-02 22:18:58 +04:00
# include "h1940.h"
2012-01-03 17:02:03 +04:00
2005-04-17 02:20:36 +04:00
static struct map_desc rx3715_iodesc [ ] __initdata = {
/* dump ISA space somewhere unused */
2005-11-09 17:05:31 +03:00
{
. virtual = ( u32 ) S3C24XX_VA_ISA_WORD ,
. pfn = __phys_to_pfn ( S3C2410_CS3 ) ,
. length = SZ_1M ,
. type = MT_DEVICE ,
} , {
. virtual = ( u32 ) S3C24XX_VA_ISA_BYTE ,
. pfn = __phys_to_pfn ( S3C2410_CS3 ) ,
. length = SZ_1M ,
. type = MT_DEVICE ,
} ,
2005-04-17 02:20:36 +04:00
} ;
static struct s3c2410_uartcfg rx3715_uartcfgs [ ] = {
[ 0 ] = {
. hwport = 0 ,
. flags = 0 ,
. ucon = 0x3c5 ,
. ulcon = 0x03 ,
. ufcon = 0x51 ,
2011-10-24 13:47:51 +04:00
. clk_sel = S3C2410_UCON_CLKSEL3 ,
2005-04-17 02:20:36 +04:00
} ,
[ 1 ] = {
. hwport = 1 ,
. flags = 0 ,
. ucon = 0x3c5 ,
. ulcon = 0x03 ,
. ufcon = 0x00 ,
2011-10-24 13:47:51 +04:00
. clk_sel = S3C2410_UCON_CLKSEL3 ,
2005-04-17 02:20:36 +04:00
} ,
/* IR port */
[ 2 ] = {
. hwport = 2 ,
. uart_flags = UPF_CONS_FLOW ,
. ucon = 0x3c5 ,
. ulcon = 0x43 ,
. ufcon = 0x51 ,
2011-10-24 13:47:51 +04:00
. clk_sel = S3C2410_UCON_CLKSEL3 ,
2005-04-17 02:20:36 +04:00
}
} ;
2005-11-01 22:44:28 +03:00
/* framebuffer lcd controller information */
2007-10-16 12:28:56 +04:00
static struct s3c2410fb_display rx3715_lcdcfg __initdata = {
2007-10-16 12:28:58 +04:00
. lcdcon5 = S3C2410_LCDCON5_INVVLINE |
S3C2410_LCDCON5_FRM565 |
S3C2410_LCDCON5_HWSWP ,
2005-11-01 22:44:28 +03:00
2007-10-16 12:28:57 +04:00
. type = S3C2410_LCDCON1_TFT ,
. width = 240 ,
. height = 320 ,
2007-10-16 12:29:06 +04:00
. pixclock = 260000 ,
2007-10-16 12:28:57 +04:00
. xres = 240 ,
. yres = 320 ,
. bpp = 16 ,
. left_margin = 36 ,
. right_margin = 36 ,
2007-10-16 12:29:00 +04:00
. hsync_len = 8 ,
2007-10-16 12:28:59 +04:00
. upper_margin = 6 ,
. lower_margin = 7 ,
2007-10-16 12:29:00 +04:00
. vsync_len = 3 ,
2007-10-16 12:28:56 +04:00
} ;
static struct s3c2410fb_mach_info rx3715_fb_info __initdata = {
. displays = & rx3715_lcdcfg ,
. num_displays = 1 ,
. default_display = 0 ,
2005-11-01 22:44:28 +03:00
. lpcsel = 0xf82 ,
. gpccon = 0xaa955699 ,
. gpccon_mask = 0xffc003cc ,
. gpcup = 0x0000ffff ,
. gpcup_mask = 0xffffffff ,
. gpdcon = 0xaa95aaa1 ,
. gpdcon_mask = 0xffc0fff0 ,
. gpdup = 0x0000faff ,
. gpdup_mask = 0xffffffff ,
} ;
2009-09-28 14:59:49 +04:00
static struct mtd_partition __initdata rx3715_nand_part [ ] = {
2006-04-02 19:16:15 +04:00
[ 0 ] = {
. name = " Whole Flash " ,
. offset = 0 ,
. size = MTDPART_SIZ_FULL ,
. mask_flags = MTD_WRITEABLE ,
}
} ;
2009-09-28 14:59:49 +04:00
static struct s3c2410_nand_set __initdata rx3715_nand_sets [ ] = {
2006-04-02 19:16:15 +04:00
[ 0 ] = {
. name = " Internal " ,
. nr_chips = 1 ,
. nr_partitions = ARRAY_SIZE ( rx3715_nand_part ) ,
. partitions = rx3715_nand_part ,
} ,
} ;
2009-09-28 14:59:49 +04:00
static struct s3c2410_platform_nand __initdata rx3715_nand_info = {
2006-04-02 19:16:15 +04:00
. tacls = 25 ,
. twrph0 = 50 ,
. twrph1 = 15 ,
. nr_sets = ARRAY_SIZE ( rx3715_nand_sets ) ,
. sets = rx3715_nand_sets ,
} ;
2005-04-17 02:20:36 +04:00
static struct platform_device * rx3715_devices [ ] __initdata = {
2009-11-23 03:13:39 +03:00
& s3c_device_ohci ,
2005-04-17 02:20:36 +04:00
& s3c_device_lcd ,
& s3c_device_wdt ,
2008-10-31 19:14:40 +03:00
& s3c_device_i2c0 ,
2005-04-17 02:20:36 +04:00
& s3c_device_iis ,
2006-04-02 19:16:15 +04:00
& s3c_device_nand ,
2005-04-17 02:20:36 +04:00
} ;
2005-09-20 20:24:33 +04:00
static void __init rx3715_map_io ( void )
2005-04-17 02:20:36 +04:00
{
s3c24xx_init_io ( rx3715_iodesc , ARRAY_SIZE ( rx3715_iodesc ) ) ;
s3c24xx_init_clocks ( 16934000 ) ;
s3c24xx_init_uarts ( rx3715_uartcfgs , ARRAY_SIZE ( rx3715_uartcfgs ) ) ;
}
2010-05-22 21:18:57 +04:00
/* H1940 and RX3715 need to reserve this for suspend */
static void __init rx3715_reserve ( void )
{
2010-05-22 22:47:18 +04:00
memblock_reserve ( 0x30003000 , 0x1000 ) ;
memblock_reserve ( 0x30081000 , 0x1000 ) ;
2010-05-22 21:18:57 +04:00
}
2005-09-20 20:24:33 +04:00
static void __init rx3715_init_irq ( void )
2005-04-17 02:20:36 +04:00
{
s3c24xx_init_irq ( ) ;
}
static void __init rx3715_init_machine ( void )
{
2007-03-19 17:10:20 +03:00
# ifdef CONFIG_PM_H1940
2006-12-07 22:47:58 +03:00
memcpy ( phys_to_virt ( H1940_SUSPEND_RESUMEAT ) , h1940_pm_return , 1024 ) ;
2007-03-19 17:10:20 +03:00
# endif
2008-12-12 03:24:18 +03:00
s3c_pm_init ( ) ;
2006-12-07 22:47:58 +03:00
2009-09-28 14:59:49 +04:00
s3c_nand_set_platdata ( & rx3715_nand_info ) ;
2007-10-16 12:28:56 +04:00
s3c24xx_fb_set_platdata ( & rx3715_fb_info ) ;
2007-04-20 14:19:16 +04:00
platform_add_devices ( rx3715_devices , ARRAY_SIZE ( rx3715_devices ) ) ;
2005-04-17 02:20:36 +04:00
}
2005-11-01 22:44:28 +03:00
2005-04-17 02:20:36 +04:00
MACHINE_START ( RX3715 , " IPAQ-RX3715 " )
2010-05-07 04:24:05 +04:00
/* Maintainer: Ben Dooks <ben-linux@fluff.org> */
2011-07-06 06:38:17 +04:00
. atag_offset = 0x100 ,
2005-07-03 20:38:58 +04:00
. map_io = rx3715_map_io ,
2010-05-22 21:18:57 +04:00
. reserve = rx3715_reserve ,
2005-07-03 20:38:58 +04:00
. init_irq = rx3715_init_irq ,
. init_machine = rx3715_init_machine ,
2012-11-08 23:40:59 +04:00
. init_time = s3c24xx_timer_init ,
2012-03-01 08:23:32 +04:00
. restart = s3c244x_restart ,
2005-04-17 02:20:36 +04:00
MACHINE_END