2012-11-14 20:17:04 +01:00
/*
* Copyright 2012 Maxime Ripard
*
* Maxime Ripard <maxime.ripard@free-electrons.com>
*
2014-09-02 19:25:26 +02:00
* This file is dual-licensed: you can use it either under the terms
* of the GPL or the X11 license, at your option. Note that this dual
* licensing only applies to this file, and not this project as a
* whole.
2012-11-14 20:17:04 +01:00
*
2014-09-02 19:25:26 +02:00
* a) This library is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License as
* published by the Free Software Foundation; either version 2 of the
* License, or (at your option) any later version.
*
* This library is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* Or, alternatively,
*
* b) Permission is hereby granted, free of charge, to any person
* obtaining a copy of this software and associated documentation
* files (the "Software"), to deal in the Software without
* restriction, including without limitation the rights to use,
* copy, modify, merge, publish, distribute, sublicense, and/or
* sell copies of the Software, and to permit persons to whom the
* Software is furnished to do so, subject to the following
* conditions:
*
* The above copyright notice and this permission notice shall be
* included in all copies or substantial portions of the Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
* EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
* OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
* NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
* HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
* WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
* OTHER DEALINGS IN THE SOFTWARE.
2012-11-14 20:17:04 +01:00
*/
2014-12-16 22:59:54 +01:00
#include "skeleton.dtsi"
2012-11-14 20:17:04 +01:00
2015-01-30 16:31:19 +01:00
#include "sun5i.dtsi"
2015-01-12 12:34:06 +08:00
2014-12-16 22:59:57 +01:00
#include <dt-bindings/pinctrl/sun4i-a10.h>
2015-01-30 16:31:19 +01:00
#include <dt-bindings/thermal/thermal.h>
2012-11-14 20:17:04 +01:00
/ {
2013-03-13 20:07:37 +01:00
interrupt-parent = <&intc>;
2015-01-19 14:05:12 +01:00
chosen {
#address-cells = <1>;
#size-cells = <1>;
ranges;
framebuffer@0 {
compatible = "allwinner,simple-framebuffer",
"simple-framebuffer";
allwinner,pipeline = "de_be0-lcd0";
clocks = <&pll5 1>, <&ahb_gates 36>, <&ahb_gates 44>;
status = "disabled";
};
};
2015-01-12 12:34:06 +08:00
thermal-zones {
cpu_thermal {
/* milliseconds */
polling-delay-passive = <250>;
polling-delay = <1000>;
thermal-sensors = <&rtp>;
cooling-maps {
map0 {
trip = <&cpu_alert0>;
cooling-device = <&cpu0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
};
};
trips {
cpu_alert0: cpu_alert0 {
/* milliCelsius */
temperature = <850000>;
hysteresis = <2000>;
type = "passive";
};
cpu_crit: cpu_crit {
/* milliCelsius */
temperature = <100000>;
hysteresis = <2000>;
type = "critical";
};
};
2013-03-13 20:07:37 +01:00
};
};
clocks {
2014-02-03 09:51:42 +08:00
ahb_gates: clk@01c20060 {
2013-03-13 20:07:37 +01:00
#clock-cells = <1>;
2013-04-19 22:14:41 +02:00
compatible = "allwinner,sun5i-a13-ahb-gates-clk";
2013-03-13 20:07:37 +01:00
reg = <0x01c20060 0x8>;
clocks = <&ahb>;
2015-07-31 19:46:17 +02:00
clock-indices = <0>, <1>,
<2>, <5>, <6>,
<7>, <8>, <9>,
<10>, <13>,
<14>, <20>,
<21>, <22>,
<28>, <32>, <36>,
<40>, <44>,
<46>, <51>,
<52>;
2015-05-03 11:53:07 +02:00
clock-output-names = "ahb_usbotg", "ahb_ehci",
"ahb_ohci", "ahb_ss", "ahb_dma",
"ahb_bist", "ahb_mmc0", "ahb_mmc1",
"ahb_mmc2", "ahb_nand",
"ahb_sdram", "ahb_spi0",
"ahb_spi1", "ahb_spi2",
"ahb_stimer", "ahb_ve", "ahb_lcd",
"ahb_csi", "ahb_de_be",
"ahb_de_fe", "ahb_iep",
"ahb_mali400";
2013-03-13 20:07:37 +01:00
};
2014-02-03 09:51:42 +08:00
apb0_gates: clk@01c20068 {
2013-03-13 20:07:37 +01:00
#clock-cells = <1>;
2013-04-19 22:14:41 +02:00
compatible = "allwinner,sun5i-a13-apb0-gates-clk";
2013-03-13 20:07:37 +01:00
reg = <0x01c20068 0x4>;
clocks = <&apb0>;
2015-07-31 19:46:17 +02:00
clock-indices = <0>, <5>,
<6>;
2015-05-03 11:53:07 +02:00
clock-output-names = "apb0_codec", "apb0_pio",
"apb0_ir";
2013-03-13 20:07:37 +01:00
};
2014-02-03 09:51:42 +08:00
apb1_gates: clk@01c2006c {
2013-03-13 20:07:37 +01:00
#clock-cells = <1>;
2013-04-19 22:14:41 +02:00
compatible = "allwinner,sun5i-a13-apb1-gates-clk";
2013-03-13 20:07:37 +01:00
reg = <0x01c2006c 0x4>;
clocks = <&apb1>;
2015-07-31 19:46:17 +02:00
clock-indices = <0>, <1>,
<2>, <17>,
<19>;
2013-03-13 20:07:37 +01:00
clock-output-names = "apb1_i2c0", "apb1_i2c1",
2015-07-31 19:46:17 +02:00
"apb1_i2c2", "apb1_uart1",
"apb1_uart3";
2013-03-13 20:07:37 +01:00
};
};
2015-10-11 11:55:05 +02:00
soc@01c00000 {
pwm: pwm@01c20e00 {
compatible = "allwinner,sun5i-a13-pwm";
reg = <0x01c20e00 0xc>;
clocks = <&osc24M>;
#pwm-cells = <3>;
status = "disabled";
};
};
2015-01-30 16:31:19 +01:00
};
2013-03-13 20:07:37 +01:00
2015-01-30 16:31:19 +01:00
&cpu0 {
clock-latency = <244144>; /* 8 32k periods */
operating-points = <
2015-05-03 11:54:35 +02:00
/* kHz uV */
2015-01-30 16:31:19 +01:00
1008000 1400000
2015-05-03 11:54:35 +02:00
912000 1350000
864000 1300000
624000 1200000
576000 1200000
432000 1200000
2015-01-30 16:31:19 +01:00
>;
#cooling-cells = <2>;
cooling-min-level = <0>;
cooling-max-level = <5>;
};
2013-03-13 20:07:37 +01:00
2015-01-30 16:31:19 +01:00
&pio {
compatible = "allwinner,sun5i-a13-pinctrl";
2013-03-10 13:34:36 +01:00
2015-01-30 16:31:19 +01:00
uart1_pins_a: uart1@0 {
allwinner,pins = "PE10", "PE11";
allwinner,function = "uart1";
allwinner,drive = <SUN4I_PINCTRL_10_MA>;
allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
};
2013-11-07 12:01:48 +01:00
2015-01-30 16:31:19 +01:00
uart1_pins_b: uart1@1 {
allwinner,pins = "PG3", "PG4";
allwinner,function = "uart1";
allwinner,drive = <SUN4I_PINCTRL_10_MA>;
allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
2013-01-18 22:30:36 +01:00
};
2012-11-14 20:17:04 +01:00
};