2016-08-29 14:13:22 -04:00
/*
* Device Tree Source for the RZ/A1H RSK board
*
* Copyright (C) 2016 Renesas Electronics
*
* This file is licensed under the terms of the GNU General Public License
* version 2. This program is licensed "as is" without any warranty of any
* kind, whether express or implied.
*/
/dts-v1/;
#include "r7s72100.dtsi"
2017-07-20 13:20:16 -05:00
#include <dt-bindings/pinctrl/r7s72100-pinctrl.h>
2016-08-29 14:13:22 -04:00
/ {
model = "RSKRZA1";
compatible = "renesas,rskrza1", "renesas,r7s72100";
aliases {
serial0 = &scif2;
};
chosen {
bootargs = "ignore_loglevel";
stdout-path = "serial0:115200n8";
};
memory@8000000 {
device_type = "memory";
reg = <0x08000000 0x02000000>;
};
lbsc {
#address-cells = <1>;
#size-cells = <1>;
};
};
&extal_clk {
clock-frequency = <13330000>;
};
&usb_x1_clk {
clock-frequency = <48000000>;
};
2017-03-29 10:30:34 -07:00
&rtc_x1_clk {
clock-frequency = <32768>;
};
2017-07-20 13:20:16 -05:00
&pinctrl {
/* Serial Console */
scif2_pins: serial2 {
pinmux = <RZA1_PINMUX(3, 0, 6)>, /* TxD2 */
<RZA1_PINMUX(3, 2, 4)>; /* RxD2 */
};
};
2016-08-29 14:13:22 -04:00
&mtu2 {
status = "okay";
};
2016-09-01 21:40:12 -04:00
ðer {
status = "okay";
renesas,no-ether-link;
phy-handle = <&phy0>;
phy0: ethernet-phy@0 {
reg = <0>;
};
};
2016-09-26 16:40:32 -04:00
&sdhi1 {
bus-width = <4>;
status = "okay";
};
2017-01-23 08:55:20 -05:00
&ostm0 {
status = "okay";
};
&ostm1 {
status = "okay";
};
2017-03-29 10:30:35 -07:00
&rtc {
status = "okay";
};
2016-08-29 14:13:22 -04:00
&scif2 {
2017-07-20 13:20:16 -05:00
pinctrl-names = "default";
pinctrl-0 = <&scif2_pins>;
2016-08-29 14:13:22 -04:00
status = "okay";
};