2013-03-19 12:53:03 -05:00
/*
* Device Tree Source for OMAP34xx/OMAP35xx SoC
*
* Copyright (C) 2013 Texas Instruments Incorporated - http://www.ti.com/
*
* This file is licensed under the terms of the GNU General Public License
* version 2. This program is licensed "as is" without any warranty of any
* kind, whether express or implied.
*/
2018-01-11 16:04:03 -08:00
#include <dt-bindings/bus/ti-sysc.h>
2015-03-19 01:50:23 +02:00
#include <dt-bindings/media/omap3-isp.h>
2013-05-31 14:32:55 +02:00
#include "omap3.dtsi"
2013-03-19 12:53:03 -05:00
/ {
cpus {
2017-03-09 13:35:55 +05:30
cpu: cpu@0 {
2013-03-19 12:53:03 -05:00
/* OMAP343x/OMAP35xx variants OPP1-5 */
operating-points = <
/* kHz uV */
125000 975000
250000 1075000
500000 1200000
550000 1270000
600000 1350000
>;
clock-latency = <300000>; /* From legacy driver */
};
};
2014-01-07 14:01:39 -08:00
2016-08-01 12:46:55 -04:00
ocp@68000000 {
2014-01-07 14:01:39 -08:00
omap3_pmx_core2: pinmux@480025d8 {
compatible = "ti,omap3-padconf", "pinctrl-single";
reg = <0x480025d8 0x24>;
#address-cells = <1>;
#size-cells = <0>;
2016-11-07 08:27:49 -07:00
#pinctrl-cells = <1>;
2014-01-07 14:01:39 -08:00
#interrupt-cells = <1>;
interrupt-controller;
pinctrl-single,register-width = <16>;
pinctrl-single,function-mask = <0xff1f>;
};
2015-03-19 01:50:23 +02:00
isp: isp@480bc000 {
compatible = "ti,omap3-isp";
reg = <0x480bc000 0x12fc
0x480bd800 0x017c>;
interrupts = <24>;
iommus = <&mmu_isp>;
2016-04-16 09:20:28 +03:00
syscon = <&scm_conf 0x6c>;
2015-03-19 01:50:23 +02:00
ti,phy-type = <OMAP3ISP_PHY_TYPE_COMPLEX_IO>;
#clock-cells = <1>;
ports {
#address-cells = <1>;
#size-cells = <0>;
};
};
2015-12-26 00:32:25 +01:00
2017-03-09 13:35:55 +05:30
bandgap: bandgap@48002524 {
2015-12-26 00:32:25 +01:00
reg = <0x48002524 0x4>;
compatible = "ti,omap34xx-bandgap";
#thermal-sensor-cells = <0>;
};
2018-01-11 16:04:03 -08:00
target-module@480cb000 {
compatible = "ti,sysc-omap3430-sr", "ti,sysc";
ti,hwmods = "smartreflex_core";
reg = <0x480cb024 0x4>;
reg-names = "sysc";
ti,sysc-mask = <SYSC_OMAP2_CLOCKACTIVITY>;
clocks = <&sr2_fck>;
clock-names = "fck";
#address-cells = <1>;
#size-cells = <1>;
ranges = <0 0x480cb000 0x001000>;
smartreflex_core: smartreflex@0 {
compatible = "ti,omap3-smartreflex-core";
reg = <0 0x400>;
interrupts = <19>;
};
};
target-module@480c9000 {
compatible = "ti,sysc-omap3430-sr", "ti,sysc";
ti,hwmods = "smartreflex_mpu_iva";
reg = <0x480c9024 0x4>;
reg-names = "sysc";
ti,sysc-mask = <SYSC_OMAP2_CLOCKACTIVITY>;
clocks = <&sr1_fck>;
clock-names = "fck";
#address-cells = <1>;
#size-cells = <1>;
ranges = <0 0x480c9000 0x001000>;
smartreflex_mpu_iva: smartreflex@480c9000 {
compatible = "ti,omap3-smartreflex-mpu-iva";
reg = <0 0x400>;
interrupts = <18>;
};
};
2014-01-07 14:01:39 -08:00
};
2017-03-09 13:35:55 +05:30
thermal_zones: thermal-zones {
#include "omap3-cpu-thermal.dtsi"
};
2013-03-19 12:53:03 -05:00
};
2013-07-22 12:29:29 +03:00
2014-05-10 18:37:49 +02:00
&ssi {
status = "ok";
clocks = <&ssi_ssr_fck>,
<&ssi_sst_fck>,
<&ssi_ick>;
clock-names = "ssi_ssr_fck",
"ssi_sst_fck",
"ssi_ick";
};
2013-07-22 12:29:29 +03:00
/include/ "omap34xx-omap36xx-clocks.dtsi"
/include/ "omap36xx-omap3430es2plus-clocks.dtsi"
2014-01-28 18:44:53 -08:00
/include/ "omap36xx-am35xx-omap3430es2plus-clocks.dtsi"