2019-05-27 09:55:21 +03:00
// SPDX-License-Identifier: GPL-2.0-only
2014-11-25 11:04:20 +03:00
/*
* Copyright ( c ) 2014 MediaTek Inc .
* Author : Joe . C < yingjoe . chen @ mediatek . com >
*/
# include <linux/irq.h>
2015-07-08 00:11:46 +03:00
# include <linux/irqchip.h>
2014-11-25 11:04:20 +03:00
# include <linux/irqdomain.h>
# include <linux/of.h>
# include <linux/of_irq.h>
# include <linux/of_address.h>
# include <linux/io.h>
# include <linux/slab.h>
# include <linux/spinlock.h>
struct mtk_sysirq_chip_data {
2020-06-15 10:44:45 +03:00
raw_spinlock_t lock ;
2017-03-19 18:26:23 +03:00
u32 nr_intpol_bases ;
void __iomem * * intpol_bases ;
u32 * intpol_words ;
u8 * intpol_idx ;
u16 * which_word ;
2014-11-25 11:04:20 +03:00
} ;
static int mtk_sysirq_set_type ( struct irq_data * data , unsigned int type )
{
irq_hw_number_t hwirq = data - > hwirq ;
struct mtk_sysirq_chip_data * chip_data = data - > chip_data ;
2017-03-19 18:26:23 +03:00
u8 intpol_idx = chip_data - > intpol_idx [ hwirq ] ;
void __iomem * base ;
2014-11-25 11:04:20 +03:00
u32 offset , reg_index , value ;
unsigned long flags ;
int ret ;
2017-03-19 18:26:23 +03:00
base = chip_data - > intpol_bases [ intpol_idx ] ;
reg_index = chip_data - > which_word [ hwirq ] ;
2014-11-25 11:04:20 +03:00
offset = hwirq & 0x1f ;
2020-06-15 10:44:45 +03:00
raw_spin_lock_irqsave ( & chip_data - > lock , flags ) ;
2017-03-19 18:26:23 +03:00
value = readl_relaxed ( base + reg_index * 4 ) ;
2014-11-25 11:04:20 +03:00
if ( type = = IRQ_TYPE_LEVEL_LOW | | type = = IRQ_TYPE_EDGE_FALLING ) {
if ( type = = IRQ_TYPE_LEVEL_LOW )
type = IRQ_TYPE_LEVEL_HIGH ;
else
type = IRQ_TYPE_EDGE_RISING ;
value | = ( 1 < < offset ) ;
} else {
value & = ~ ( 1 < < offset ) ;
}
2017-03-19 18:26:23 +03:00
2017-03-19 18:26:24 +03:00
writel_relaxed ( value , base + reg_index * 4 ) ;
2014-11-25 11:04:20 +03:00
data = data - > parent_data ;
ret = data - > chip - > irq_set_type ( data , type ) ;
2020-06-15 10:44:45 +03:00
raw_spin_unlock_irqrestore ( & chip_data - > lock , flags ) ;
2014-11-25 11:04:20 +03:00
return ret ;
}
static struct irq_chip mtk_sysirq_chip = {
. name = " MT_SYSIRQ " ,
. irq_mask = irq_chip_mask_parent ,
. irq_unmask = irq_chip_unmask_parent ,
. irq_eoi = irq_chip_eoi_parent ,
. irq_set_type = mtk_sysirq_set_type ,
. irq_retrigger = irq_chip_retrigger_hierarchy ,
. irq_set_affinity = irq_chip_set_affinity_parent ,
2021-07-07 09:20:04 +03:00
. flags = IRQCHIP_SKIP_SET_WAKE ,
2014-11-25 11:04:20 +03:00
} ;
2015-10-13 14:51:33 +03:00
static int mtk_sysirq_domain_translate ( struct irq_domain * d ,
struct irq_fwspec * fwspec ,
unsigned long * hwirq ,
unsigned int * type )
2014-11-25 11:04:20 +03:00
{
2015-10-13 14:51:33 +03:00
if ( is_of_node ( fwspec - > fwnode ) ) {
if ( fwspec - > param_count ! = 3 )
return - EINVAL ;
2014-11-25 11:04:20 +03:00
2015-10-13 14:51:33 +03:00
/* No PPI should point to this domain */
if ( fwspec - > param [ 0 ] ! = 0 )
return - EINVAL ;
* hwirq = fwspec - > param [ 1 ] ;
* type = fwspec - > param [ 2 ] & IRQ_TYPE_SENSE_MASK ;
return 0 ;
}
2014-11-25 11:04:20 +03:00
2015-10-13 14:51:33 +03:00
return - EINVAL ;
2014-11-25 11:04:20 +03:00
}
static int mtk_sysirq_domain_alloc ( struct irq_domain * domain , unsigned int virq ,
unsigned int nr_irqs , void * arg )
{
int i ;
irq_hw_number_t hwirq ;
2015-10-13 14:51:33 +03:00
struct irq_fwspec * fwspec = arg ;
struct irq_fwspec gic_fwspec = * fwspec ;
2014-11-25 11:04:20 +03:00
2015-10-13 14:51:33 +03:00
if ( fwspec - > param_count ! = 3 )
2014-11-25 11:04:20 +03:00
return - EINVAL ;
/* sysirq doesn't support PPI */
2015-10-13 14:51:33 +03:00
if ( fwspec - > param [ 0 ] )
2014-11-25 11:04:20 +03:00
return - EINVAL ;
2015-10-13 14:51:33 +03:00
hwirq = fwspec - > param [ 1 ] ;
2014-11-25 11:04:20 +03:00
for ( i = 0 ; i < nr_irqs ; i + + )
irq_domain_set_hwirq_and_chip ( domain , virq + i , hwirq + i ,
& mtk_sysirq_chip ,
domain - > host_data ) ;
2015-10-13 14:51:33 +03:00
gic_fwspec . fwnode = domain - > parent - > fwnode ;
return irq_domain_alloc_irqs_parent ( domain , virq , nr_irqs , & gic_fwspec ) ;
2014-11-25 11:04:20 +03:00
}
2015-04-27 15:54:24 +03:00
static const struct irq_domain_ops sysirq_domain_ops = {
2015-10-13 14:51:33 +03:00
. translate = mtk_sysirq_domain_translate ,
. alloc = mtk_sysirq_domain_alloc ,
. free = irq_domain_free_irqs_common ,
2014-11-25 11:04:20 +03:00
} ;
static int __init mtk_sysirq_of_init ( struct device_node * node ,
struct device_node * parent )
{
struct irq_domain * domain , * domain_parent ;
struct mtk_sysirq_chip_data * chip_data ;
2017-03-19 18:26:23 +03:00
int ret , size , intpol_num = 0 , nr_intpol_bases = 0 , i = 0 ;
2014-11-25 11:04:20 +03:00
domain_parent = irq_find_host ( parent ) ;
if ( ! domain_parent ) {
pr_err ( " mtk_sysirq: interrupt-parent not found \n " ) ;
return - EINVAL ;
}
chip_data = kzalloc ( sizeof ( * chip_data ) , GFP_KERNEL ) ;
if ( ! chip_data )
return - ENOMEM ;
2017-03-19 18:26:23 +03:00
while ( of_get_address ( node , i + + , NULL , NULL ) )
nr_intpol_bases + + ;
if ( nr_intpol_bases = = 0 ) {
pr_err ( " mtk_sysirq: base address not specified \n " ) ;
ret = - EINVAL ;
goto out_free_chip ;
}
chip_data - > intpol_words = kcalloc ( nr_intpol_bases ,
sizeof ( * chip_data - > intpol_words ) ,
GFP_KERNEL ) ;
if ( ! chip_data - > intpol_words ) {
ret = - ENOMEM ;
goto out_free_chip ;
}
chip_data - > intpol_bases = kcalloc ( nr_intpol_bases ,
sizeof ( * chip_data - > intpol_bases ) ,
GFP_KERNEL ) ;
if ( ! chip_data - > intpol_bases ) {
ret = - ENOMEM ;
goto out_free_intpol_words ;
}
for ( i = 0 ; i < nr_intpol_bases ; i + + ) {
struct resource res ;
ret = of_address_to_resource ( node , i , & res ) ;
size = resource_size ( & res ) ;
intpol_num + = size * 8 ;
chip_data - > intpol_words [ i ] = size / 4 ;
chip_data - > intpol_bases [ i ] = of_iomap ( node , i ) ;
if ( ret | | ! chip_data - > intpol_bases [ i ] ) {
2017-07-19 00:43:10 +03:00
pr_err ( " %pOF: couldn't map region %d \n " , node , i ) ;
2017-03-19 18:26:23 +03:00
ret = - ENODEV ;
goto out_free_intpol ;
}
}
chip_data - > intpol_idx = kcalloc ( intpol_num ,
sizeof ( * chip_data - > intpol_idx ) ,
GFP_KERNEL ) ;
if ( ! chip_data - > intpol_idx ) {
ret = - ENOMEM ;
goto out_free_intpol ;
}
chip_data - > which_word = kcalloc ( intpol_num ,
sizeof ( * chip_data - > which_word ) ,
GFP_KERNEL ) ;
if ( ! chip_data - > which_word ) {
ret = - ENOMEM ;
goto out_free_intpol_idx ;
}
/*
* assign an index of the intpol_bases for each irq
* to set it fast later
*/
for ( i = 0 ; i < intpol_num ; i + + ) {
u32 word = i / 32 , j ;
for ( j = 0 ; word > = chip_data - > intpol_words [ j ] ; j + + )
word - = chip_data - > intpol_words [ j ] ;
chip_data - > intpol_idx [ i ] = j ;
chip_data - > which_word [ i ] = word ;
2014-11-25 11:04:20 +03:00
}
2015-01-12 12:14:31 +03:00
domain = irq_domain_add_hierarchy ( domain_parent , 0 , intpol_num , node ,
2014-11-25 11:04:20 +03:00
& sysirq_domain_ops , chip_data ) ;
if ( ! domain ) {
ret = - ENOMEM ;
2017-03-19 18:26:23 +03:00
goto out_free_which_word ;
2014-11-25 11:04:20 +03:00
}
2020-06-15 10:44:45 +03:00
raw_spin_lock_init ( & chip_data - > lock ) ;
2014-11-25 11:04:20 +03:00
return 0 ;
2017-03-19 18:26:23 +03:00
out_free_which_word :
kfree ( chip_data - > which_word ) ;
out_free_intpol_idx :
kfree ( chip_data - > intpol_idx ) ;
out_free_intpol :
for ( i = 0 ; i < nr_intpol_bases ; i + + )
if ( chip_data - > intpol_bases [ i ] )
iounmap ( chip_data - > intpol_bases [ i ] ) ;
kfree ( chip_data - > intpol_bases ) ;
out_free_intpol_words :
kfree ( chip_data - > intpol_words ) ;
out_free_chip :
2014-11-25 11:04:20 +03:00
kfree ( chip_data ) ;
return ret ;
}
2020-08-25 12:38:39 +03:00
IRQCHIP_DECLARE ( mtk_sysirq , " mediatek,mt6577-sysirq " , mtk_sysirq_of_init ) ;