2019-01-21 19:05:50 +01:00
// SPDX-License-Identifier: GPL-2.0+
2005-07-30 19:31:23 -04:00
/*
* drivers / net / phy / davicom . c
*
* Driver for Davicom PHYs
*
* Author : Andy Fleming
*
* Copyright ( c ) 2004 Freescale Semiconductor , Inc .
*/
# include <linux/kernel.h>
# include <linux/string.h>
# include <linux/errno.h>
# include <linux/unistd.h>
# include <linux/interrupt.h>
# include <linux/init.h>
# include <linux/delay.h>
# include <linux/netdevice.h>
# include <linux/etherdevice.h>
# include <linux/skbuff.h>
# include <linux/spinlock.h>
# include <linux/mm.h>
# include <linux/module.h>
# include <linux/mii.h>
# include <linux/ethtool.h>
# include <linux/phy.h>
# include <asm/io.h>
# include <asm/irq.h>
2016-12-24 11:46:01 -08:00
# include <linux/uaccess.h>
2005-07-30 19:31:23 -04:00
# define MII_DM9161_SCR 0x10
# define MII_DM9161_SCR_INIT 0x0610
2008-02-27 12:58:37 +01:00
# define MII_DM9161_SCR_RMII 0x0100
2005-07-30 19:31:23 -04:00
/* DM9161 Interrupt Register */
# define MII_DM9161_INTR 0x15
# define MII_DM9161_INTR_PEND 0x8000
# define MII_DM9161_INTR_DPLX_MASK 0x0800
# define MII_DM9161_INTR_SPD_MASK 0x0400
# define MII_DM9161_INTR_LINK_MASK 0x0200
# define MII_DM9161_INTR_MASK 0x0100
# define MII_DM9161_INTR_DPLX_CHANGE 0x0010
# define MII_DM9161_INTR_SPD_CHANGE 0x0008
# define MII_DM9161_INTR_LINK_CHANGE 0x0004
2021-06-16 18:01:22 +08:00
# define MII_DM9161_INTR_INIT 0x0000
2005-07-30 19:31:23 -04:00
# define MII_DM9161_INTR_STOP \
2021-06-16 18:01:22 +08:00
( MII_DM9161_INTR_DPLX_MASK | MII_DM9161_INTR_SPD_MASK | \
MII_DM9161_INTR_LINK_MASK | MII_DM9161_INTR_MASK )
2020-11-01 14:51:10 +02:00
# define MII_DM9161_INTR_CHANGE \
( MII_DM9161_INTR_DPLX_CHANGE | \
MII_DM9161_INTR_SPD_CHANGE | \
MII_DM9161_INTR_LINK_CHANGE )
2005-07-30 19:31:23 -04:00
/* DM9161 10BT Configuration/Status */
# define MII_DM9161_10BTCSR 0x12
# define MII_DM9161_10BTCSR_INIT 0x7800
MODULE_DESCRIPTION ( " Davicom PHY driver " ) ;
MODULE_AUTHOR ( " Andy Fleming " ) ;
MODULE_LICENSE ( " GPL " ) ;
2020-11-01 14:51:11 +02:00
static int dm9161_ack_interrupt ( struct phy_device * phydev )
{
int err = phy_read ( phydev , MII_DM9161_INTR ) ;
return ( err < 0 ) ? err : 0 ;
}
2005-07-30 19:31:23 -04:00
# define DM9161_DELAY 1
static int dm9161_config_intr ( struct phy_device * phydev )
{
2020-11-01 14:51:11 +02:00
int temp , err ;
2005-07-30 19:31:23 -04:00
temp = phy_read ( phydev , MII_DM9161_INTR ) ;
if ( temp < 0 )
return temp ;
2020-11-01 14:51:11 +02:00
if ( phydev - > interrupts = = PHY_INTERRUPT_ENABLED ) {
err = dm9161_ack_interrupt ( phydev ) ;
if ( err )
return err ;
2005-07-30 19:31:23 -04:00
temp & = ~ ( MII_DM9161_INTR_STOP ) ;
2020-11-01 14:51:11 +02:00
err = phy_write ( phydev , MII_DM9161_INTR , temp ) ;
} else {
2005-07-30 19:31:23 -04:00
temp | = MII_DM9161_INTR_STOP ;
2020-11-01 14:51:11 +02:00
err = phy_write ( phydev , MII_DM9161_INTR , temp ) ;
if ( err )
return err ;
2005-07-30 19:31:23 -04:00
2020-11-01 14:51:11 +02:00
err = dm9161_ack_interrupt ( phydev ) ;
}
2005-07-30 19:31:23 -04:00
2020-11-01 14:51:11 +02:00
return err ;
2005-07-30 19:31:23 -04:00
}
2020-11-01 14:51:10 +02:00
static irqreturn_t dm9161_handle_interrupt ( struct phy_device * phydev )
{
int irq_status ;
irq_status = phy_read ( phydev , MII_DM9161_INTR ) ;
if ( irq_status < 0 ) {
phy_error ( phydev ) ;
return IRQ_NONE ;
}
if ( ! ( irq_status & MII_DM9161_INTR_CHANGE ) )
return IRQ_NONE ;
phy_trigger_machine ( phydev ) ;
return IRQ_HANDLED ;
}
2005-07-30 19:31:23 -04:00
static int dm9161_config_aneg ( struct phy_device * phydev )
{
int err ;
/* Isolate the PHY */
err = phy_write ( phydev , MII_BMCR , BMCR_ISOLATE ) ;
if ( err < 0 )
return err ;
/* Configure the new settings */
err = genphy_config_aneg ( phydev ) ;
if ( err < 0 )
return err ;
return 0 ;
}
static int dm9161_config_init ( struct phy_device * phydev )
{
2008-02-27 12:58:37 +01:00
int err , temp ;
2005-07-30 19:31:23 -04:00
/* Isolate the PHY */
err = phy_write ( phydev , MII_BMCR , BMCR_ISOLATE ) ;
if ( err < 0 )
return err ;
2008-02-27 12:58:37 +01:00
switch ( phydev - > interface ) {
case PHY_INTERFACE_MODE_MII :
temp = MII_DM9161_SCR_INIT ;
break ;
case PHY_INTERFACE_MODE_RMII :
temp = MII_DM9161_SCR_INIT | MII_DM9161_SCR_RMII ;
break ;
default :
return - EINVAL ;
}
2005-07-30 19:31:23 -04:00
2008-02-27 12:58:37 +01:00
/* Do not bypass the scrambler/descrambler */
err = phy_write ( phydev , MII_DM9161_SCR , temp ) ;
2005-07-30 19:31:23 -04:00
if ( err < 0 )
return err ;
/* Clear 10BTCSR to default */
err = phy_write ( phydev , MII_DM9161_10BTCSR , MII_DM9161_10BTCSR_INIT ) ;
if ( err < 0 )
return err ;
/* Reconnect the PHY, and enable Autonegotiation */
2012-04-02 06:25:11 +00:00
return phy_write ( phydev , MII_BMCR , BMCR_ANENABLE ) ;
2005-07-30 19:31:23 -04:00
}
2012-07-04 05:44:34 +00:00
static struct phy_driver dm91xx_driver [ ] = {
{
2005-07-30 19:31:23 -04:00
. phy_id = 0x0181b880 ,
. name = " Davicom DM9161E " ,
. phy_id_mask = 0x0ffffff0 ,
2019-04-12 20:47:03 +02:00
/* PHY_BASIC_FEATURES */
2005-07-30 19:31:23 -04:00
. config_init = dm9161_config_init ,
. config_aneg = dm9161_config_aneg ,
2012-11-11 13:56:26 +00:00
. config_intr = dm9161_config_intr ,
2020-11-01 14:51:10 +02:00
. handle_interrupt = dm9161_handle_interrupt ,
2015-06-10 13:48:20 -03:00
} , {
. phy_id = 0x0181b8b0 ,
. name = " Davicom DM9161B/C " ,
. phy_id_mask = 0x0ffffff0 ,
2019-04-12 20:47:03 +02:00
/* PHY_BASIC_FEATURES */
2015-06-10 13:48:20 -03:00
. config_init = dm9161_config_init ,
. config_aneg = dm9161_config_aneg ,
. config_intr = dm9161_config_intr ,
2020-11-01 14:51:10 +02:00
. handle_interrupt = dm9161_handle_interrupt ,
2012-07-04 05:44:34 +00:00
} , {
2007-05-10 15:16:04 -05:00
. phy_id = 0x0181b8a0 ,
. name = " Davicom DM9161A " ,
. phy_id_mask = 0x0ffffff0 ,
2019-04-12 20:47:03 +02:00
/* PHY_BASIC_FEATURES */
2007-05-10 15:16:04 -05:00
. config_init = dm9161_config_init ,
. config_aneg = dm9161_config_aneg ,
2012-11-11 13:56:26 +00:00
. config_intr = dm9161_config_intr ,
2020-11-01 14:51:10 +02:00
. handle_interrupt = dm9161_handle_interrupt ,
2012-07-04 05:44:34 +00:00
} , {
2005-07-30 19:31:23 -04:00
. phy_id = 0x00181b80 ,
. name = " Davicom DM9131 " ,
. phy_id_mask = 0x0ffffff0 ,
2019-04-12 20:47:03 +02:00
/* PHY_BASIC_FEATURES */
2005-07-30 19:31:23 -04:00
. config_intr = dm9161_config_intr ,
2020-11-01 14:51:10 +02:00
. handle_interrupt = dm9161_handle_interrupt ,
2012-07-04 05:44:34 +00:00
} } ;
2005-07-30 19:31:23 -04:00
2014-11-11 19:45:59 +01:00
module_phy_driver ( dm91xx_driver ) ;
2010-04-02 01:05:56 +00:00
2010-10-03 23:43:32 +00:00
static struct mdio_device_id __maybe_unused davicom_tbl [ ] = {
2010-04-02 01:05:56 +00:00
{ 0x0181b880 , 0x0ffffff0 } ,
2015-06-10 13:48:20 -03:00
{ 0x0181b8b0 , 0x0ffffff0 } ,
2010-04-02 01:05:56 +00:00
{ 0x0181b8a0 , 0x0ffffff0 } ,
{ 0x00181b80 , 0x0ffffff0 } ,
{ }
} ;
MODULE_DEVICE_TABLE ( mdio , davicom_tbl ) ;