2015-04-20 16:55:21 -04:00
/*
* Copyright 2014 Advanced Micro Devices , Inc .
*
* Permission is hereby granted , free of charge , to any person obtaining a
* copy of this software and associated documentation files ( the " Software " ) ,
* to deal in the Software without restriction , including without limitation
* the rights to use , copy , modify , merge , publish , distribute , sublicense ,
* and / or sell copies of the Software , and to permit persons to whom the
* Software is furnished to do so , subject to the following conditions :
*
* The above copyright notice and this permission notice shall be included in
* all copies or substantial portions of the Software .
*
* THE SOFTWARE IS PROVIDED " AS IS " , WITHOUT WARRANTY OF ANY KIND , EXPRESS OR
* IMPLIED , INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY ,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT . IN NO EVENT SHALL
* THE COPYRIGHT HOLDER ( S ) OR AUTHOR ( S ) BE LIABLE FOR ANY CLAIM , DAMAGES OR
* OTHER LIABILITY , WHETHER IN AN ACTION OF CONTRACT , TORT OR OTHERWISE ,
* ARISING FROM , OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
* OTHER DEALINGS IN THE SOFTWARE .
*
*/
# ifndef __AMDGPU_GDS_H__
# define __AMDGPU_GDS_H__
struct amdgpu_ring ;
struct amdgpu_bo ;
struct amdgpu_gds {
2019-05-10 19:56:30 +02:00
uint32_t gds_size ;
uint32_t gws_size ;
uint32_t oa_size ;
2019-06-19 19:26:24 -04:00
uint32_t gds_compute_max_wave_id ;
2015-04-20 16:55:21 -04:00
} ;
struct amdgpu_gds_reg_offset {
uint32_t mem_base ;
uint32_t mem_size ;
uint32_t gws ;
uint32_t oa ;
} ;
# endif /* __AMDGPU_GDS_H__ */