2013-05-20 20:06:04 +04:00
/*
* Samsung's S3C2416 SoC device tree source
*
* Copyright (c) 2013 Heiko Stuebner <heiko@sntech.de>
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License version 2 as
* published by the Free Software Foundation.
*/
2014-02-19 04:26:17 +04:00
#include <dt-bindings/clock/s3c2443.h>
2013-06-17 19:02:08 +04:00
#include "s3c24xx.dtsi"
#include "s3c2416-pinctrl.dtsi"
2013-05-20 20:06:04 +04:00
/ {
model = "Samsung S3C2416 SoC";
compatible = "samsung,s3c2416";
2014-06-26 15:24:35 +04:00
aliases {
2015-04-17 15:35:54 +03:00
serial3 = &uart_3;
2014-06-26 15:24:35 +04:00
};
2013-05-20 20:06:04 +04:00
cpus {
#address-cells = <1>;
#size-cells = <0>;
cpu {
2015-09-25 20:35:32 +03:00
compatible = "arm,arm926ej-s";
2013-05-20 20:06:04 +04:00
};
};
interrupt-controller@4a000000 {
compatible = "samsung,s3c2416-irq";
};
2014-02-19 04:26:17 +04:00
clocks: clock-controller@0x4c000000 {
compatible = "samsung,s3c2416-clock";
reg = <0x4c000000 0x40>;
#clock-cells = <1>;
};
2013-05-20 20:06:04 +04:00
pinctrl@56000000 {
compatible = "samsung,s3c2416-pinctrl";
};
2014-02-19 04:26:17 +04:00
timer@51000000 {
clocks = <&clocks PCLK_PWM>;
clock-names = "timers";
};
2015-04-17 15:35:54 +03:00
uart_0: serial@50000000 {
2013-05-20 20:06:04 +04:00
compatible = "samsung,s3c2440-uart";
2014-02-19 04:26:17 +04:00
clock-names = "uart", "clk_uart_baud2",
"clk_uart_baud3";
clocks = <&clocks PCLK_UART0>, <&clocks PCLK_UART0>,
<&clocks SCLK_UART>;
2013-05-20 20:06:04 +04:00
};
2015-04-17 15:35:54 +03:00
uart_1: serial@50004000 {
2013-05-20 20:06:04 +04:00
compatible = "samsung,s3c2440-uart";
2014-02-19 04:26:17 +04:00
clock-names = "uart", "clk_uart_baud2",
"clk_uart_baud3";
clocks = <&clocks PCLK_UART1>, <&clocks PCLK_UART1>,
<&clocks SCLK_UART>;
2013-05-20 20:06:04 +04:00
};
2015-04-17 15:35:54 +03:00
uart_2: serial@50008000 {
2013-05-20 20:06:04 +04:00
compatible = "samsung,s3c2440-uart";
2014-02-19 04:26:17 +04:00
clock-names = "uart", "clk_uart_baud2",
"clk_uart_baud3";
clocks = <&clocks PCLK_UART2>, <&clocks PCLK_UART2>,
<&clocks SCLK_UART>;
2013-05-20 20:06:04 +04:00
};
2015-04-17 15:35:54 +03:00
uart_3: serial@5000C000 {
2013-05-20 20:06:04 +04:00
compatible = "samsung,s3c2440-uart";
reg = <0x5000C000 0x4000>;
interrupts = <1 18 24 4>, <1 18 25 4>;
2014-02-19 04:26:17 +04:00
clock-names = "uart", "clk_uart_baud2",
"clk_uart_baud3";
clocks = <&clocks PCLK_UART3>, <&clocks PCLK_UART3>,
<&clocks SCLK_UART>;
2013-05-20 20:06:04 +04:00
status = "disabled";
};
2015-04-17 15:35:54 +03:00
sdhci_1: sdhci@4AC00000 {
2013-05-20 20:06:04 +04:00
compatible = "samsung,s3c6410-sdhci";
reg = <0x4AC00000 0x100>;
interrupts = <0 0 21 3>;
2014-02-19 04:26:17 +04:00
clock-names = "hsmmc", "mmc_busclk.0",
"mmc_busclk.2";
clocks = <&clocks HCLK_HSMMC0>, <&clocks HCLK_HSMMC0>,
<&clocks MUX_HSMMC0>;
2013-05-20 20:06:04 +04:00
status = "disabled";
};
2015-04-17 15:35:54 +03:00
sdhci_0: sdhci@4A800000 {
2013-05-20 20:06:04 +04:00
compatible = "samsung,s3c6410-sdhci";
reg = <0x4A800000 0x100>;
interrupts = <0 0 20 3>;
2014-02-19 04:26:17 +04:00
clock-names = "hsmmc", "mmc_busclk.0",
"mmc_busclk.2";
clocks = <&clocks HCLK_HSMMC1>, <&clocks HCLK_HSMMC1>,
<&clocks MUX_HSMMC1>;
2013-05-20 20:06:04 +04:00
status = "disabled";
};
2015-04-17 15:35:54 +03:00
watchdog: watchdog@53000000 {
2013-05-20 20:06:04 +04:00
interrupts = <1 9 27 3>;
2014-02-19 04:26:17 +04:00
clocks = <&clocks PCLK_WDT>;
clock-names = "watchdog";
2013-05-20 20:06:04 +04:00
};
2015-04-17 15:35:54 +03:00
rtc: rtc@57000000 {
2013-05-20 20:06:04 +04:00
compatible = "samsung,s3c2416-rtc";
2014-02-19 04:26:17 +04:00
clocks = <&clocks PCLK_RTC>;
clock-names = "rtc";
2013-05-20 20:06:04 +04:00
};
i2c@54000000 {
compatible = "samsung,s3c2440-i2c";
2014-02-19 04:26:17 +04:00
clocks = <&clocks PCLK_I2C0>;
clock-names = "i2c";
2013-05-20 20:06:04 +04:00
};
};