2017-12-25 20:54:32 +01:00
/* SPDX-License-Identifier: GPL-2.0 */
/*
2009-11-13 22:54:14 +00:00
* Copyright ( C ) 2003 - 2006 Simtec Electronics
2005-04-16 15:20:36 -07:00
* Ben Dooks < ben @ simtec . co . uk >
*
2009-03-19 15:02:35 +00:00
* Samsung S3C24XX DMA support
2017-12-25 20:54:32 +01:00
*/
2005-04-16 15:20:36 -07:00
# ifndef __ASM_ARCH_DMA_H
# define __ASM_ARCH_DMA_H __FILE__
2011-12-21 16:01:38 -08:00
# include <linux/device.h>
2005-04-16 15:20:36 -07:00
2006-09-15 23:42:24 +01:00
/* We use `virtual` dma channels to hide the fact we have only a limited
2011-03-30 22:57:33 -03:00
* number of DMA channels , and not of all of them ( dependent on the device )
2006-09-15 23:42:24 +01:00
* can be attached to any DMA source . We therefore let the DMA core handle
* the allocation of hardware channels to clients .
*/
enum dma_ch {
2012-08-07 19:11:33 +09:00
DMACH_XD0 = 0 ,
2006-09-15 23:42:24 +01:00
DMACH_XD1 ,
DMACH_SDI ,
DMACH_SPI0 ,
DMACH_SPI1 ,
DMACH_UART0 ,
DMACH_UART1 ,
DMACH_UART2 ,
DMACH_TIMER ,
DMACH_I2S_IN ,
DMACH_I2S_OUT ,
DMACH_PCM_IN ,
DMACH_PCM_OUT ,
DMACH_MIC_IN ,
DMACH_USB_EP1 ,
DMACH_USB_EP2 ,
DMACH_USB_EP3 ,
DMACH_USB_EP4 ,
2006-09-18 23:52:03 +01:00
DMACH_UART0_SRC2 , /* s3c2412 second uart sources */
DMACH_UART1_SRC2 ,
DMACH_UART2_SRC2 ,
2007-02-17 15:05:17 +01:00
DMACH_UART3 , /* s3c2443 has extra uart */
DMACH_UART3_SRC2 ,
2012-04-24 18:06:53 -07:00
DMACH_SPI0_TX , /* s3c2443/2416/2450 hsspi0 */
DMACH_SPI0_RX , /* s3c2443/2416/2450 hsspi0 */
DMACH_SPI1_TX , /* s3c2443/2450 hsspi1 */
DMACH_SPI1_RX , /* s3c2443/2450 hsspi1 */
2006-09-15 23:42:24 +01:00
DMACH_MAX , /* the end entry */
} ;
2005-04-16 15:20:36 -07:00
# endif /* __ASM_ARCH_DMA_H */