2019-10-29 16:01:41 +09:00
# SPDX-License-Identifier: GPL-2.0
%YAML 1.2
---
$id : http://devicetree.org/schemas/sound/renesas,fsi.yaml#
$schema : http://devicetree.org/meta-schemas/core.yaml#
2020-05-19 09:58:58 +02:00
title : Renesas FIFO-buffered Serial Interface (FSI)
2019-10-29 16:01:41 +09:00
maintainers :
- Kuninori Morimoto <kuninori.morimoto.gx@renesas.com>
2022-12-03 17:04:41 +01:00
allOf :
- $ref : dai-common.yaml#
2019-10-29 16:01:41 +09:00
properties :
$nodename :
pattern : "^sound@.*"
compatible :
oneOf :
# for FSI2 SoC
- items :
2020-04-15 19:55:48 -05:00
- enum :
2020-05-19 09:58:58 +02:00
- renesas,fsi2-sh73a0 # SH-Mobile AG5
- renesas,fsi2-r8a7740 # R-Mobile A1
2020-04-15 19:55:48 -05:00
- enum :
- renesas,sh_fsi2
2019-10-29 16:01:41 +09:00
# for Generic
- items :
2020-04-15 19:55:48 -05:00
- enum :
- renesas,sh_fsi
- renesas,sh_fsi2
2019-10-29 16:01:41 +09:00
reg :
maxItems : 1
interrupts :
maxItems : 1
2020-05-19 09:58:58 +02:00
clocks :
maxItems : 1
power-domains :
maxItems : 1
'#sound-dai-cells' :
const : 1
2020-07-16 09:29:10 +09:00
patternProperties :
"^fsi(a|b),spdif-connection$" :
2019-10-29 16:01:41 +09:00
$ref : /schemas/types.yaml#/definitions/flag
description : FSI is connected by S/PDIF
2020-07-16 09:29:10 +09:00
"^fsi(a|b),stream-mode-support$" :
2019-10-29 16:01:41 +09:00
$ref : /schemas/types.yaml#/definitions/flag
description : FSI supports 16bit stream mode
2020-07-16 09:29:10 +09:00
"^fsi(a|b),use-internal-clock$" :
2019-10-29 16:01:41 +09:00
$ref : /schemas/types.yaml#/definitions/flag
description : FSI uses internal clock when master mode
required :
- compatible
- reg
- interrupts
2020-05-19 09:58:58 +02:00
- clocks
- power-domains
- '#sound-dai-cells'
2019-10-29 16:01:41 +09:00
2022-12-03 17:04:41 +01:00
unevaluatedProperties : false
2020-03-25 16:05:41 -06:00
2019-10-29 16:01:41 +09:00
examples :
- |
2020-05-19 09:58:58 +02:00
#include <dt-bindings/clock/r8a7740-clock.h>
#include <dt-bindings/interrupt-controller/arm-gic.h>
sh_fsi2 : sound@fe1f0000 {
2019-10-29 16:01:41 +09:00
compatible = "renesas,fsi2-r8a7740", "renesas,sh_fsi2";
2020-05-19 09:58:58 +02:00
reg = <0xfe1f0000 0x400>;
interrupts = <GIC_SPI 9 0x4>;
clocks = <&mstp3_clks R8A7740_CLK_FSI>;
power-domains = <&pd_a4mp>;
2019-10-29 16:01:41 +09:00
2020-05-19 09:58:58 +02:00
#sound-dai-cells = <1>;
2019-10-29 16:01:41 +09:00
fsia,spdif-connection;
fsia,stream-mode-support;
fsia,use-internal-clock;
};