2012-01-26 20:22:03 +04:00
/*
* arch / arm / mach - tegra / cpuidle . c
*
* CPU idle driver for Tegra CPUs
*
* Copyright ( c ) 2010 - 2012 , NVIDIA Corporation .
* Copyright ( c ) 2011 Google , Inc .
* Author : Colin Cross < ccross @ android . com >
* Gary King < gking @ nvidia . com >
*
* Rework for 3.3 by Peter De Schrijver < pdeschrijver @ nvidia . com >
*
* This program is free software ; you can redistribute it and / or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation ; either version 2 of the License , or
* ( at your option ) any later version .
*
* This program is distributed in the hope that it will be useful , but WITHOUT
* ANY WARRANTY ; without even the implied warranty of MERCHANTABILITY or
* FITNESS FOR A PARTICULAR PURPOSE . See the GNU General Public License for
* more details .
*/
# include <linux/kernel.h>
# include <linux/module.h>
2014-07-11 11:52:41 +04:00
# include <soc/tegra/fuse.h>
2012-10-31 13:41:15 +04:00
# include "cpuidle.h"
2012-01-26 20:22:03 +04:00
2013-06-04 14:47:32 +04:00
void __init tegra_cpuidle_init ( void )
2012-01-26 20:22:03 +04:00
{
2014-07-11 11:52:41 +04:00
switch ( tegra_get_chip_id ( ) ) {
2012-10-31 13:41:15 +04:00
case TEGRA20 :
2013-06-04 14:47:34 +04:00
if ( IS_ENABLED ( CONFIG_ARCH_TEGRA_2x_SOC ) )
tegra20_cpuidle_init ( ) ;
2012-10-31 13:41:15 +04:00
break ;
case TEGRA30 :
2013-06-04 14:47:34 +04:00
if ( IS_ENABLED ( CONFIG_ARCH_TEGRA_3x_SOC ) )
tegra30_cpuidle_init ( ) ;
2012-10-31 13:41:15 +04:00
break ;
2013-01-21 13:49:06 +04:00
case TEGRA114 :
2013-10-11 13:57:32 +04:00
case TEGRA124 :
if ( IS_ENABLED ( CONFIG_ARCH_TEGRA_114_SOC ) | |
IS_ENABLED ( CONFIG_ARCH_TEGRA_124_SOC ) )
2013-06-04 14:47:34 +04:00
tegra114_cpuidle_init ( ) ;
2012-10-31 13:41:15 +04:00
break ;
2012-01-26 20:22:03 +04:00
}
}
2013-05-07 00:19:19 +04:00
void tegra_cpuidle_pcie_irqs_in_use ( void )
{
2014-07-11 11:52:41 +04:00
switch ( tegra_get_chip_id ( ) ) {
2013-05-07 00:19:19 +04:00
case TEGRA20 :
if ( IS_ENABLED ( CONFIG_ARCH_TEGRA_2x_SOC ) )
tegra20_cpuidle_pcie_irqs_in_use ( ) ;
break ;
}
}