iv/linux
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

arm64: dts: exynos: Add AUD power domain to Exynos5433 SoC

Browse Source 
This patch adds support for AUD power domain to Exynos5433 SoCs, which
contains following devices: a clock controller, a pin controller, LPASS
module, I2S controller, ADMA PL330 engine and UART #3 device.

Signed-off-by: Marek Szyprowski <m.szyprowski@samsung.com>
Reviewed-by: Chanwoo Choi <cw00.choi@samsung.com>
Signed-off-by: Krzysztof Kozlowski <krzk@kernel.org>
This commit is contained in:
Marek Szyprowski 2017-11-29 12:26:37 +01:00 committed by Krzysztof Kozlowski
parent c4e7aba66b
commit 217d3f4f9a
1 changed files with 13 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

13
arch/arm64/boot/dts/exynos/exynos5433.dtsi
View File

@ -395,6 +395,7 @@
#clock-cells = <1>; #clock-cells = <1>;
clock-names = "oscclk", "fout_aud_pll"; clock-names = "oscclk", "fout_aud_pll";
clocks = <&xxti>, <&cmu_top CLK_FOUT_AUD_PLL>; clocks = <&xxti>, <&cmu_top CLK_FOUT_AUD_PLL>;
power-domains = <&pd_aud>;
}; };
cmu_bus0: clock-controller@13600000 { cmu_bus0: clock-controller@13600000 {
@ -568,6 +569,13 @@
label = "DISP"; label = "DISP";
}; };
pd_aud: power-domain@105c40c0 {
compatible = "samsung,exynos5433-pd";
reg = <0x105c40c0 0x20>;
#power-domain-cells = <0>;
label = "AUD";
};
pd_mfc: power-domain@105c4180 { pd_mfc: power-domain@105c4180 {
compatible = "samsung,exynos5433-pd"; compatible = "samsung,exynos5433-pd";
reg = <0x105c4180 0x20>; reg = <0x105c4180 0x20>;
@ -687,6 +695,7 @@
compatible = "samsung,exynos5433-pinctrl"; compatible = "samsung,exynos5433-pinctrl";
reg = <0x114b0000 0x1000>; reg = <0x114b0000 0x1000>;
interrupts = <GIC_SPI 68 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 68 IRQ_TYPE_LEVEL_HIGH>;
power-domains = <&pd_aud>;
}; };
pinctrl_cpif: pinctrl@10fe0000 { pinctrl_cpif: pinctrl@10fe0000 {
@ -1566,6 +1575,7 @@
clocks = <&cmu_aud CLK_PCLK_SFR0_CTRL>; clocks = <&cmu_aud CLK_PCLK_SFR0_CTRL>;
clock-names = "sfr0_ctrl"; clock-names = "sfr0_ctrl";
samsung,pmu-syscon = <&pmu_system_controller>; samsung,pmu-syscon = <&pmu_system_controller>;
power-domains = <&pd_aud>;
#address-cells = <1>; #address-cells = <1>;
#size-cells = <1>; #size-cells = <1>;
ranges; ranges;
@ -1579,6 +1589,7 @@
#dma-cells = <1>; #dma-cells = <1>;
#dma-channels = <8>; #dma-channels = <8>;
#dma-requests = <32>; #dma-requests = <32>;
power-domains = <&pd_aud>;
}; };
i2s0: i2s0@11440000 { i2s0: i2s0@11440000 {
@ -1595,6 +1606,7 @@
clock-names = "iis", "i2s_opclk0", "i2s_opclk1"; clock-names = "iis", "i2s_opclk0", "i2s_opclk1";
pinctrl-names = "default"; pinctrl-names = "default";
pinctrl-0 = <&i2s0_bus>; pinctrl-0 = <&i2s0_bus>;
power-domains = <&pd_aud>;
status = "disabled"; status = "disabled";
}; };
@ -1607,6 +1619,7 @@
clock-names = "uart", "clk_uart_baud0"; clock-names = "uart", "clk_uart_baud0";
pinctrl-names = "default"; pinctrl-names = "default";
pinctrl-0 = <&uart_aud_bus>; pinctrl-0 = <&uart_aud_bus>;
power-domains = <&pd_aud>;
status = "disabled"; status = "disabled";
}; };
}; };