clk: socfpga: switch to GENMASK()
Convert the code to use GENMASK() helper instead of div_mask() macro. Signed-off-by: Andy Shevchenko <andriy.shevchenko@linux.intel.com> Acked-by: Dinh Nguyen <dinguyen@opensource.altera.com> Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
This commit is contained in:
parent
4b5fb7dc90
commit
25d4d341d3
@ -39,7 +39,7 @@ static unsigned long socfpga_gate_clk_recalc_rate(struct clk_hw *hwclk,
|
||||
div = socfpgaclk->fixed_div;
|
||||
else if (socfpgaclk->div_reg) {
|
||||
val = readl(socfpgaclk->div_reg) >> socfpgaclk->shift;
|
||||
val &= div_mask(socfpgaclk->width);
|
||||
val &= GENMASK(socfpgaclk->width - 1, 0);
|
||||
div = (1 << val);
|
||||
}
|
||||
|
||||
|
@ -105,7 +105,7 @@ static unsigned long socfpga_clk_recalc_rate(struct clk_hw *hwclk,
|
||||
div = socfpgaclk->fixed_div;
|
||||
else if (socfpgaclk->div_reg) {
|
||||
val = readl(socfpgaclk->div_reg) >> socfpgaclk->shift;
|
||||
val &= div_mask(socfpgaclk->width);
|
||||
val &= GENMASK(socfpgaclk->width - 1, 0);
|
||||
/* Check for GPIO_DB_CLK by its offset */
|
||||
if ((int) socfpgaclk->div_reg & SOCFPGA_GPIO_DB_CLK_OFFSET)
|
||||
div = val + 1;
|
||||
|
@ -38,7 +38,7 @@ static unsigned long clk_periclk_recalc_rate(struct clk_hw *hwclk,
|
||||
div = socfpgaclk->fixed_div;
|
||||
} else if (socfpgaclk->div_reg) {
|
||||
div = readl(socfpgaclk->div_reg) >> socfpgaclk->shift;
|
||||
div &= div_mask(socfpgaclk->width);
|
||||
div &= GENMASK(socfpgaclk->width - 1, 0);
|
||||
div += 1;
|
||||
} else {
|
||||
div = ((readl(socfpgaclk->hw.reg) & 0x7ff) + 1);
|
||||
|
@ -35,7 +35,7 @@ static unsigned long clk_periclk_recalc_rate(struct clk_hw *hwclk,
|
||||
} else {
|
||||
if (socfpgaclk->div_reg) {
|
||||
val = readl(socfpgaclk->div_reg) >> socfpgaclk->shift;
|
||||
val &= div_mask(socfpgaclk->width);
|
||||
val &= GENMASK(socfpgaclk->width - 1, 0);
|
||||
parent_rate /= (val + 1);
|
||||
}
|
||||
div = ((readl(socfpgaclk->hw.reg) & 0x1ff) + 1);
|
||||
|
@ -26,7 +26,6 @@
|
||||
#define CLKMGR_PERPLL_SRC 0xAC
|
||||
|
||||
#define SOCFPGA_MAX_PARENTS 5
|
||||
#define div_mask(width) ((1 << (width)) - 1)
|
||||
|
||||
#define streq(a, b) (strcmp((a), (b)) == 0)
|
||||
#define SYSMGR_SDMMC_CTRL_SET(smplsel, drvsel) \
|
||||
|
Loading…
Reference in New Issue
Block a user