mfd: tmio: Move register macros to tmio_core.c
These registers are only used in drivers/mfd/tmio_core.c Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com> Acked-by: Wolfram Sang <wsa+renesas@sang-engineering.com> Signed-off-by: Lee Jones <lee.jones@linaro.org>
This commit is contained in:
parent
d501ff903b
commit
299fad6b9b
@ -9,6 +9,26 @@
|
|||||||
#include <linux/export.h>
|
#include <linux/export.h>
|
||||||
#include <linux/mfd/tmio.h>
|
#include <linux/mfd/tmio.h>
|
||||||
|
|
||||||
|
#define CNF_CMD 0x04
|
||||||
|
#define CNF_CTL_BASE 0x10
|
||||||
|
#define CNF_INT_PIN 0x3d
|
||||||
|
#define CNF_STOP_CLK_CTL 0x40
|
||||||
|
#define CNF_GCLK_CTL 0x41
|
||||||
|
#define CNF_SD_CLK_MODE 0x42
|
||||||
|
#define CNF_PIN_STATUS 0x44
|
||||||
|
#define CNF_PWR_CTL_1 0x48
|
||||||
|
#define CNF_PWR_CTL_2 0x49
|
||||||
|
#define CNF_PWR_CTL_3 0x4a
|
||||||
|
#define CNF_CARD_DETECT_MODE 0x4c
|
||||||
|
#define CNF_SD_SLOT 0x50
|
||||||
|
#define CNF_EXT_GCLK_CTL_1 0xf0
|
||||||
|
#define CNF_EXT_GCLK_CTL_2 0xf1
|
||||||
|
#define CNF_EXT_GCLK_CTL_3 0xf9
|
||||||
|
#define CNF_SD_LED_EN_1 0xfa
|
||||||
|
#define CNF_SD_LED_EN_2 0xfe
|
||||||
|
|
||||||
|
#define SDCREN 0x2 /* Enable access to MMC CTL regs. (flag in COMMAND_REG)*/
|
||||||
|
|
||||||
int tmio_core_mmc_enable(void __iomem *cnf, int shift, unsigned long base)
|
int tmio_core_mmc_enable(void __iomem *cnf, int shift, unsigned long base)
|
||||||
{
|
{
|
||||||
/* Enable the MMC/SD Control registers */
|
/* Enable the MMC/SD Control registers */
|
||||||
|
@ -25,26 +25,6 @@
|
|||||||
writew((val) >> 16, (addr) + 2); \
|
writew((val) >> 16, (addr) + 2); \
|
||||||
} while (0)
|
} while (0)
|
||||||
|
|
||||||
#define CNF_CMD 0x04
|
|
||||||
#define CNF_CTL_BASE 0x10
|
|
||||||
#define CNF_INT_PIN 0x3d
|
|
||||||
#define CNF_STOP_CLK_CTL 0x40
|
|
||||||
#define CNF_GCLK_CTL 0x41
|
|
||||||
#define CNF_SD_CLK_MODE 0x42
|
|
||||||
#define CNF_PIN_STATUS 0x44
|
|
||||||
#define CNF_PWR_CTL_1 0x48
|
|
||||||
#define CNF_PWR_CTL_2 0x49
|
|
||||||
#define CNF_PWR_CTL_3 0x4a
|
|
||||||
#define CNF_CARD_DETECT_MODE 0x4c
|
|
||||||
#define CNF_SD_SLOT 0x50
|
|
||||||
#define CNF_EXT_GCLK_CTL_1 0xf0
|
|
||||||
#define CNF_EXT_GCLK_CTL_2 0xf1
|
|
||||||
#define CNF_EXT_GCLK_CTL_3 0xf9
|
|
||||||
#define CNF_SD_LED_EN_1 0xfa
|
|
||||||
#define CNF_SD_LED_EN_2 0xfe
|
|
||||||
|
|
||||||
#define SDCREN 0x2 /* Enable access to MMC CTL regs. (flag in COMMAND_REG)*/
|
|
||||||
|
|
||||||
#define sd_config_write8(base, shift, reg, val) \
|
#define sd_config_write8(base, shift, reg, val) \
|
||||||
tmio_iowrite8((val), (base) + ((reg) << (shift)))
|
tmio_iowrite8((val), (base) + ((reg) << (shift)))
|
||||||
#define sd_config_write16(base, shift, reg, val) \
|
#define sd_config_write16(base, shift, reg, val) \
|
||||||
|
Loading…
x
Reference in New Issue
Block a user